Design and Implementation of Multiple Ring Oscillator-Based TRNG Architecture by Using ADPLL

A new technique for generating true random numbers by using the ADPLL (All Digital Phase Locked Loop)-based multiple ring oscillator TRNG (MURO-TRNG) is discussed in this paper. The proposed ADPLL-based MURO-TRNG contains 10 ring oscillators, 1 conventional ADPLL, 11 sampling DFFs, 1 XOR gate, and an XOR corrector-based post-processing circuit. Ring oscillators are the entropy sources for the proposed MURO-TRNG architecture, and they are constructed by ADPLL with different frequencies. A new DCO constructed by using 9 NOR gates and 1 DFF is designed for constructing ADPLL-based ring oscillator circuits. Conventional ADPLL operates at 3 different reference frequencies to sample the raw random bits and to provide a clock for the post-processing circuit. The proposed MURO-TRNG architecture is designed using VHDL, implemented on the Artix 7, Kintex-7, and Zynq7000 FPGAs, and simulated by the Xilinx Vivado 2015.2 tool. The designed and implemented MURO-TRNG architectures consume 2-4 LUTS and 2-4 FFs. Energy consumption per bit of the generated bitstream is in the range of 4.22 nJ/bit-5.85 nJ/bit, and throughput values are in the range of 206.82 Mbps-260.07 Mbps. The NIST SP 800-22 test is conducted to validate the randomness of the generated bit stream outputs from the post-processing circuit.