FPGA Implementation of Master-Slave Servo On-Chip Control with Active Disturbance Rejection

In order to improve the anti-disturbance ability of the system and the running speed of PID controller, this paper proposes a design method of master-slave servo on-chip control system with active disturbance rejection control. The active disturbance rejection control (ADRC) technology is introduced into the system, and the friction and interference factors in the system are summed up as disturbances, which are equivalent to the estimation problem of disturbances, and the anti-disturbance ability of the system is improved. The current loop vector control algorithm is normalized, and the parallel computing unit composed of multiplier and adder is used to complete the current loop vector control algorithm under the control of the state machine, which not only improves the running speed of the current loop vector controller, but also reduces the requirement of multiplier resources for FPGA. The experimental results show that the PID controller with ADRC can improve the noise suppression ability of the system to a certain extent. The whole system can be integrated in a low-end FPGA system to reduce the cost of the system, and the current loop vector control algorithm can be completed in 2 us.