An ALU Digital Backend Design Based on 90nmCNTFET Process

As silicon-based integrated circuits scale down to dimensions below 65nm, they experience significant drawbacks such as severe leakage current and short-channel effects. Carbon Nanotube Field Effect Transistors (CNTFET) have emerged as a promising alternative for future integrated circuits due to their extremely small size, ultra-high carrier mobility, and quasi-one-dimensional ballistic transport properties. The Arithmetic Logic Unit (ALU) is a crucial component of processors and a focal point of research and development. This paper presents the design of an ALU based on the 90nmCNTFET Process Design Kit (PDK) developed by our research group. The ALU is capable of performing 12 functions, including addition, subtraction, and shifting operations. The digital backend design was completed using Innovus and compared to the TSMC90nm technology. The 90nm CNTFET-based ALU demonstrated a power consumption of 0.559mW, a delay of 1.188ns, and a power-delay product of 0.664pJ. The total layout area was 200µm × 200µm. The power-delay product of the 90nmCNTFET ALU shows an improvement over the ALU designed with TSMC90nm technology.

Authors

Institutions

Publication Details

Published
2024-10-25
DOI
https://doi.org/10.1109/icicm63644.2024.10814368
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

An ALU Digital Backend Design Based on 90nmCNTFET Process

Jianhua Jiang, Yijun Cai, Eric Yu, Chengying Chen
Advancements in Semiconductor Devices and Circuit Design
article

An ALU Digital Backend Design Based on 90nmCNTFET Process

Jianhua Jiang, Yijun Cai, Eric Yu, Chengying Chen
article en

Abstract

As silicon-based integrated circuits scale down to dimensions below 65nm, they experience significant drawbacks such as severe leakage current and short-channel effects. Carbon Nanotube Field Effect Transistors (CNTFET) have emerged as a promising alternative for future integrated circuits due to their extremely small size, ultra-high carrier mobility, and quasi-one-dimensional ballistic transport properties. The Arithmetic Logic Unit (ALU) is a crucial component of processors and a focal point of research and development. This paper presents the design of an ALU based on the 90nmCNTFET Process Design Kit (PDK) developed by our research group. The ALU is capable of performing 12 functions, including addition, subtraction, and shifting operations. The digital backend design was completed using Innovus and compared to the TSMC90nm technology. The 90nm CNTFET-based ALU demonstrated a power consumption of 0.559mW, a delay of 1.188ns, and a power-delay product of 0.664pJ. The total layout area was 200µm × 200µm. The power-delay product of the 90nmCNTFET ALU shows an improvement over the ALU designed with TSMC90nm technology.

Peking University (CN), Xiamen University of Technology (CN)
Affordable and clean energy
Openalex Percentile: Top 77%
Advancements in Semiconductor Devices and Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

An ALU Digital Backend Design Based on 90nmCNTFET Process — Jianhua Jiang, Yijun Cai, et al. · (2024) | TGRS Research Map | TGRS