A Low-power High-precision Differential Output 13bit R-2R DAC Pathway in 180nm CMOS

A 13bit R-2R DAC pathway is implemented in 180nm CMOS. This pathway transforms single-ended digital control words into positive and negative analog voltage outputs, with the capability to alter the polarity of the differential output voltages. The R-2R DAC circuit serves as the core component in the DAC pathway, exhibiting integral nonlinearity errors (INL) and differential nonlinearity errors (DNL) of 0.575 LSB and 0.34 LSB, respectively. It achieves an Effective Number of Bits (ENOB) of 12.87 bits, a Spurious-Free Dynamic Range (SFDR) of 87.39 dB, and a Total Harmonic Distortion (THD) of -84.47 dB. This DAC pathway is characterized by low power consumption of 0.722 mW and high output voltage accuracy, achieving output voltage error of 1.5%.

Authors

Institutions

Publication Details

Published
2024-10-25
DOI
https://doi.org/10.1109/icicm63644.2024.10814400
Citations
3
Primary Topic
Analog and Mixed-Signal Circuit Design
Type
article
Field-Weighted Citation Impact
0.55
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Low-power High-precision Differential Output 13bit R-2R DAC Pathway in 180nm CMOS

Jiawen Li, Qin Li, Ming Wang
3 citations
Analog and Mixed-Signal Circuit Design
0.55
article

A Low-power High-precision Differential Output 13bit R-2R DAC Pathway in 180nm CMOS

Jiawen Li, Qin Li, Ming Wang
article en
3 citations

Abstract

A 13bit R-2R DAC pathway is implemented in 180nm CMOS. This pathway transforms single-ended digital control words into positive and negative analog voltage outputs, with the capability to alter the polarity of the differential output voltages. The R-2R DAC circuit serves as the core component in the DAC pathway, exhibiting integral nonlinearity errors (INL) and differential nonlinearity errors (DNL) of 0.575 LSB and 0.34 LSB, respectively. It achieves an Effective Number of Bits (ENOB) of 12.87 bits, a Spurious-Free Dynamic Range (SFDR) of 87.39 dB, and a Total Harmonic Distortion (THD) of -84.47 dB. This DAC pathway is characterized by low power consumption of 0.722 mW and high output voltage accuracy, achieving output voltage error of 1.5%.

Southeast University (CN)
Affordable and clean energy
Openalex Percentile: Top 35%
Analog and Mixed-Signal Circuit Design
0.55
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.