A 16-bit Low-Power DAC Based on Hybrid Structure

The design of high-precision digital-to-analog converter (DAC) is crucial for applications requiring accurate signal conversion in various high-performance systems. This paper presents the design of a high-precision DAC circuit with a 16-bit resolution, based on a hybrid structure. The structure uses a “2+6+8” segmented thermometer code, incorporating both a voltage-type R-2R ladder and a current injection structure. The 8-bit LSB control the position of the current sources connected to the resistor string, generating different weighted voltages through resistor division. Additionally, a high-gain, wide-output swing operational amplifier buffer is designed to amplify the output voltage while maintaining low current consumption. This design is able to derive high resolution and high performance, in terms of differential nonlinearity (DNL) and integral nonlinearity (INL), and less power consumption comparing with conventional DACs. Simulation results validate clearly the effectiveness of this design. At a sampling frequency of 200 kHz, the output signal's signal-to-noise and distortion ratio (SNDR) is 91.1 dB, and spurious-free dynamic range (SFDR) is 105.43 dB. And the total average power consumption is only 6.3 mW.

Authors

Institutions

Publication Details

Published
2024-10-25
DOI
https://doi.org/10.1109/icicm63644.2024.10814145
Primary Topic
Advanced Memory and Neural Computing
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A 16-bit Low-Power DAC Based on Hybrid Structure

Hanbo Jia, Kai Sun, Qi Sun, Xuan Guo et al.
Advanced Memory and Neural Computing
article

A 16-bit Low-Power DAC Based on Hybrid Structure

Hanbo Jia, Kai Sun, Qi Sun, Xuan Guo, Danyu Wu, Heping Ma
article en

Abstract

The design of high-precision digital-to-analog converter (DAC) is crucial for applications requiring accurate signal conversion in various high-performance systems. This paper presents the design of a high-precision DAC circuit with a 16-bit resolution, based on a hybrid structure. The structure uses a “2+6+8” segmented thermometer code, incorporating both a voltage-type R-2R ladder and a current injection structure. The 8-bit LSB control the position of the current sources connected to the resistor string, generating different weighted voltages through resistor division. Additionally, a high-gain, wide-output swing operational amplifier buffer is designed to amplify the output voltage while maintaining low current consumption. This design is able to derive high resolution and high performance, in terms of differential nonlinearity (DNL) and integral nonlinearity (INL), and less power consumption comparing with conventional DACs. Simulation results validate clearly the effectiveness of this design. At a sampling frequency of 200 kHz, the output signal's signal-to-noise and distortion ratio (SNDR) is 91.1 dB, and spurious-free dynamic range (SFDR) is 105.43 dB. And the total average power consumption is only 6.3 mW.

Chinese Academy of Sciences (CN), Institute of Microelectronics (CN), Institute of Semiconductors (CN), University of Chinese Academy of Sciences (CN)
Affordable and clean energy
Openalex Percentile: Top 77%
Advanced Memory and Neural Computing
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A 16-bit Low-Power DAC Based on Hybrid Structure — Hanbo Jia, Kai Sun, et al. · (2024) | TGRS Research Map | TGRS