Enabling Printed Multilayer Perceptrons Realization via Area-Aware Neural Minimization

Printed Electronics (PE) set up a new path for the realization of ultra low-cost circuits that can be deployed in every-day consumer goods and disposables. In addition, PE satisfy requirements such as porosity, flexibility, and conformity. However, the large feature sizes in PE and limited device counts incur high restrictions and increased area and power overheads, prohibiting the realization of complex circuits. As a result, although printed Machine Learning (ML) circuits could open new horizons and bring “intelligence” in such domains, the implementation of complex classifiers, as required in target applications, is hardly feasible. In this paper, we aim to address this and focus on the design of battery-powered printed Multilayer Perceptrons (MLPs). To that end, we exploit fully-customized circuit (bespoke) implementations, enabled in PE, and propose a hardware-aware neural minimization framework dedicated for such customized MLP circuits. Our evaluation demonstrates that, for up to 3% accuracy loss, our co-design methodology enables, for the first time, battery-powered operation of complex printed MLPs.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Computers
Published
2024-12-31
DOI
https://doi.org/10.1109/tc.2024.3524076
Citations
2
Primary Topic
Neural Networks and Applications
Type
article
Field-Weighted Citation Impact
0.69
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Enabling Printed Multilayer Perceptrons Realization via Area-Aware Neural Minimization

Argyris Kokkinis
2 citations
IEEE Transactions on Computers
Neural Networks and Applications
0.69
article

Enabling Printed Multilayer Perceptrons Realization via Area-Aware Neural Minimization

Argyris Kokkinis
article en
2 citations

Abstract

Printed Electronics (PE) set up a new path for the realization of ultra low-cost circuits that can be deployed in every-day consumer goods and disposables. In addition, PE satisfy requirements such as porosity, flexibility, and conformity. However, the large feature sizes in PE and limited device counts incur high restrictions and increased area and power overheads, prohibiting the realization of complex circuits. As a result, although printed Machine Learning (ML) circuits could open new horizons and bring “intelligence” in such domains, the implementation of complex classifiers, as required in target applications, is hardly feasible. In this paper, we aim to address this and focus on the design of battery-powered printed Multilayer Perceptrons (MLPs). To that end, we exploit fully-customized circuit (bespoke) implementations, enabled in PE, and propose a hardware-aware neural minimization framework dedicated for such customized MLP circuits. Our evaluation demonstrates that, for up to 3% accuracy loss, our co-design methodology enables, for the first time, battery-powered operation of complex printed MLPs.

IEEE Transactions on ComputersVol. 74(4)
Karlsruhe Institute of Technology (DE), University of Patras (GR), Aristotle University of Thessaloniki (GR)
Openalex Percentile: Top 22%
Neural Networks and Applications
0.69
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Enabling Printed Multilayer Perceptrons Realization via Area-Aware Neural Minimization — Argyris Kokkinis · IEEE Transactions on Computers (2024) | TGRS Research Map | TGRS