RAPID: Redundancy Analysis With Parallelized and Intelligent Distribution

The continuous progress in semiconductor technology, particularly in nanotechnology, has led to smaller memory cells and increased fault frequency due to their proximity. These faults reduce memory yield and raise production costs. Redundancy Analysis (RA) offers an effective solution by allocating spare cells within memory to repair faulty lines. The main goal of RA is to optimally place spare cells rapidly to achieve the highest repair rate, resulting in the development of various RA methods. In modern memory architectures, complex spare structures are essential for improving repair rates. However, traditional RA methods can be too time-consuming for such structures, limiting the repair of multiple memories. This paper proposes a method called RAPID, which leverages GPU technology for the parallel repair of multiple memories. RAPID generates repair cases by segmenting areas based on available spare types, ensuring efficient GPU memory use and enabling simultaneous repairs. Repair cases are applied immediately upon fault detection during testing, significantly reducing repair time. Experimental results show that RAPID can repair more memory units in less repair time than previous GPU-based RA methods under the same GPU and CPU memory specifications.

Authors

Institutions

Publication Details

Journal
IEEE Access
Published
2024-12-30
DOI
https://doi.org/10.1109/access.2024.3523940
Primary Topic
Fault Detection and Control Systems
Type
article
Field-Weighted Citation Impact
0.00

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

RAPID: Redundancy Analysis With Parallelized and Intelligent Distribution

Younwoo Yoo, Sungho Kang, Hayoung Lee, Seung Ho Shin
IEEE Access
Fault Detection and Control Systems
article

RAPID: Redundancy Analysis With Parallelized and Intelligent Distribution

Younwoo Yoo, Sungho Kang, Hayoung Lee, Seung Ho Shin
article en

Abstract

The continuous progress in semiconductor technology, particularly in nanotechnology, has led to smaller memory cells and increased fault frequency due to their proximity. These faults reduce memory yield and raise production costs. Redundancy Analysis (RA) offers an effective solution by allocating spare cells within memory to repair faulty lines. The main goal of RA is to optimally place spare cells rapidly to achieve the highest repair rate, resulting in the development of various RA methods. In modern memory architectures, complex spare structures are essential for improving repair rates. However, traditional RA methods can be too time-consuming for such structures, limiting the repair of multiple memories. This paper proposes a method called RAPID, which leverages GPU technology for the parallel repair of multiple memories. RAPID generates repair cases by segmenting areas based on available spare types, ensuring efficient GPU memory use and enabling simultaneous repairs. Repair cases are applied immediately upon fault detection during testing, significantly reducing repair time. Experimental results show that RAPID can repair more memory units in less repair time than previous GPU-based RA methods under the same GPU and CPU memory specifications.

IEEE AccessVol. 13
Yonsei University (KR), Ajou University (KR)
Ministry of Trade, Industry and Energy
Openalex Percentile: Top 70%
Fault Detection and Control Systems
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

RAPID: Redundancy Analysis With Parallelized and Intelligent Distribution — Younwoo Yoo, Sungho Kang, et al. · IEEE Access (2024) | TGRS Research Map | TGRS