A BJT-Based Temperature Sensor Achieving an Inaccuracy of ±0.3°C (3σ) and a 6.605 pJ∙K<sup>2</sup> Resolution FoM in 28-nm CMOS

This paper describes an accurate BJT-based temperature sensor fabricated under 28-nm CMOS process: the analog front end (AFE) and bias circuit feature low noise and high precision techniques. Source degeneration is adopted to mitigate noise, while chopper and dynamic element matching (DEM) are used to reduce mismatch. The $\beta_{F}$ compensation is also integrated to reduce non-linearity caused by the low current gain $\boldsymbol{\beta}_{\mathrm{F}}$ of the substrate BJT in nanometer CMOS technology. The discrete-time $\Sigma \Delta$ modulator applies chopper and correlated double sampling (CDS) to eliminate mismatch and noise effectively. Thanks to these techniques, the sensor achieves an accuracy of $\pm 0.3^{\circ} \mathrm{C}$ within the test range of $0^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ after single-point trimming. The sensor’s resolution figure of merit (FoM) stands at $6.605 \mathrm{pJ} \cdot \mathrm{K}^{2}$. It takes 4.27 ms to complete a conversion round with a resolution of $0.01^{\circ} \mathrm{C}$ and consumes $15.48 \mu \mathrm{~W}$ power.

Authors

Institutions

Publication Details

Published
2024-11-07
DOI
https://doi.org/10.1109/apccas62602.2024.10808759
Citations
1
Primary Topic
CCD and CMOS Imaging Sensors
Type
article
Field-Weighted Citation Impact
0.21

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A BJT-Based Temperature Sensor Achieving an Inaccuracy of ±0.3°C (3σ) and a 6.605 pJ∙K2 Resolution FoM in 28-nm CMOS

Jiangfeng Wu, Chenyang Han, Yujun Shu, Tianwei Li et al.
1 citations
CCD and CMOS Imaging Sensors
0.21
article

A BJT-Based Temperature Sensor Achieving an Inaccuracy of ±0.3°C (3σ) and a 6.605 pJ∙K2 Resolution FoM in 28-nm CMOS

Jiangfeng Wu, Chenyang Han, Yujun Shu, Tianwei Li, Yongzhen Chen
article en
1 citations

Abstract

This paper describes an accurate BJT-based temperature sensor fabricated under 28-nm CMOS process: the analog front end (AFE) and bias circuit feature low noise and high precision techniques. Source degeneration is adopted to mitigate noise, while chopper and dynamic element matching (DEM) are used to reduce mismatch. The $\beta_{F}$ compensation is also integrated to reduce non-linearity caused by the low current gain $\boldsymbol{\beta}_{\mathrm{F}}$ of the substrate BJT in nanometer CMOS technology. The discrete-time $\Sigma \Delta$ modulator applies chopper and correlated double sampling (CDS) to eliminate mismatch and noise effectively. Thanks to these techniques, the sensor achieves an accuracy of $\pm 0.3^{\circ} \mathrm{C}$ within the test range of $0^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ after single-point trimming. The sensor’s resolution figure of merit (FoM) stands at $6.605 \mathrm{pJ} \cdot \mathrm{K}^{2}$. It takes 4.27 ms to complete a conversion round with a resolution of $0.01^{\circ} \mathrm{C}$ and consumes $15.48 \mu \mathrm{~W}$ power.

Tongji University (CN)
National Science Foundation
Openalex Percentile: Top 44%
CCD and CMOS Imaging Sensors
0.21
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A BJT-Based Temperature Sensor Achieving an Inaccuracy of ±0.3°C (3σ) and a 6.605 pJ∙K<sup>2</sup> Resolution FoM in 28-nm CMOS — Jiangfeng Wu, Chenyang Han, et al. · (2024) | TGRS Research Map | TGRS