GRS: A General RISC-V SIMD Vector Acceleration Processor for Artificial Intelligence Applications

In this paper, we present GRS (General RISC-V SIMD), a 64-bit vector processor based on the RISC-V’s vector extension, for Artificial Intelligence applications. This article proposes an improvement scheme with three characteristics. Firstly, GRS supports the Call Mechanism of Quad Pipelining (CMQP) in certain optimization scenarios to skip certain pipelining levels while performing repetitive or redundant calculations. Secondly, GRS adopts a Lane Self Tuning Technique (LSTT) to match different computational task requirements. Thirdly, GRS adds Logic Operation Capabilities Inside (LOCI) to the vector processing unit to share and reduce the interaction cost of control logic to further improve chip performance. Compared with the advanced vector processor ARA, the energy consumption of GRS has been 1.77 times by using a 28nm CMOS process for evaluation.

Authors

Institutions

Publication Details

Published
2024-11-07
DOI
https://doi.org/10.1109/apccas62602.2024.10808289
Primary Topic
CCD and CMOS Imaging Sensors
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

GRS: A General RISC-V SIMD Vector Acceleration Processor for Artificial Intelligence Applications

Tianchun Ye, Zhou Wang, Shushan Qiao, Shaojun Wei et al.
CCD and CMOS Imaging Sensors
article

GRS: A General RISC-V SIMD Vector Acceleration Processor for Artificial Intelligence Applications

Tianchun Ye, Zhou Wang, Shushan Qiao, Shaojun Wei, Jiuren Zhou, Shouyi Yin, Xiaonan Tang, Yang Zhou, Haochen Du
article en

Abstract

In this paper, we present GRS (General RISC-V SIMD), a 64-bit vector processor based on the RISC-V’s vector extension, for Artificial Intelligence applications. This article proposes an improvement scheme with three characteristics. Firstly, GRS supports the Call Mechanism of Quad Pipelining (CMQP) in certain optimization scenarios to skip certain pipelining levels while performing repetitive or redundant calculations. Secondly, GRS adopts a Lane Self Tuning Technique (LSTT) to match different computational task requirements. Thirdly, GRS adds Logic Operation Capabilities Inside (LOCI) to the vector processing unit to share and reduce the interaction cost of control logic to further improve chip performance. Compared with the advanced vector processor ARA, the energy consumption of GRS has been 1.77 times by using a 28nm CMOS process for evaluation.

Xidian University (CN), Chinese Academy of Sciences (CN), Hong Kong University of Science and Technology (HK), Institute of Microelectronics (CN), Imperial College London (GB), Tsinghua University (CN)
Openalex Percentile: Top 78%
CCD and CMOS Imaging Sensors
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

GRS: A General RISC-V SIMD Vector Acceleration Processor for Artificial Intelligence Applications — Tianchun Ye, Zhou Wang, et al. · (2024) | TGRS Research Map | TGRS