MEMS-Oriented Single-Crystalline-Silicon Through-Silicon-Via Based on Filling and Oxidation of Silicon Powders

This paper, for the first time, introduces filling and oxidation of silicon powders (FOSP) into through-silicon insulation, and develops a single-crystalline-silicon (SCS) through-silicon-via (TSV) for MEMS front-end process. Submicron silicon powders are filled into annular trenches on one side of low-resistivity SCS wafer by a silica-gel scraper, which is followed by surface cleaning to wipe off residual powders and oxidation to turn these trench-filled incompact silicon powders into solidified SiO2 liner respectively. After the same process is carried out on the other side, isolated conductive silicon pillars are formed and strongly anchored to the substrate. The FOSP-based SCS TSV wafer is tolerant to high temperature and acid, and hardly influenced by coefficient of thermal expansion (CTE) mismatch. Thinning step is omitted in its fabrication process, which guarantees low total thickness variation (TTV). A 6-inch FOSP-based SCS TSV wafer with <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$380\mu $ </tex-math></inline-formula>m thickness and 20480 vias has been developed successfully. Its structure strength, air-tightness, TTV and warpage are studied. Measurement results show that the leakage current per TSV is about 0.2pA at 20V, and the resistance of conductive silicon pillar ranges from <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$50\Omega $ </tex-math></inline-formula> to <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$140\Omega $ </tex-math></inline-formula> (<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$0.017\sim 0.022\Omega \cdot $ </tex-math></inline-formula>cm resistivity and <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$66\mu $ </tex-math></inline-formula>m/<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$88\mu $ </tex-math></inline-formula>m diameter). Furthermore, with a testing process, the FOSP-based SCS TSV wafer is proven qualified for metal thermocompression bonding, forming an integrated wafer that can go through grinding and deep reactive ion etching (DRIE). The proposed SCS TSV technology is not restrained by wafer thickness and depth-to-width ratio of DRIE, so it can be applied to large-sized SCS wafer.[2024-0127]

Authors

Institutions

Publication Details

Journal
Journal of Microelectromechanical Systems
Published
2024-12-27
DOI
https://doi.org/10.1109/jmems.2024.3514902
Citations
2
Primary Topic
Silicon Nanostructures and Photoluminescence
Type
article
Field-Weighted Citation Impact
0.23
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

MEMS-Oriented Single-Crystalline-Silicon Through-Silicon-Via Based on Filling and Oxidation of Silicon Powders

Biyun Ling, Yuhu Xia, Yuanyuan Han, Xiaoyue Wang et al.
2 citations
Journal of Microelectromechanical Systems
Silicon Nanostructures and Photoluminescence
0.23
article

MEMS-Oriented Single-Crystalline-Silicon Through-Silicon-Via Based on Filling and Oxidation of Silicon Powders

Biyun Ling, Yuhu Xia, Yuanyuan Han, Xiaoyue Wang, Bo Chen, Minli Cai, Yaming Wu, Biqing Zhou
article en
2 citations

Abstract

This paper, for the first time, introduces filling and oxidation of silicon powders (FOSP) into through-silicon insulation, and develops a single-crystalline-silicon (SCS) through-silicon-via (TSV) for MEMS front-end process. Submicron silicon powders are filled into annular trenches on one side of low-resistivity SCS wafer by a silica-gel scraper, which is followed by surface cleaning to wipe off residual powders and oxidation to turn these trench-filled incompact silicon powders into solidified SiO2 liner respectively. After the same process is carried out on the other side, isolated conductive silicon pillars are formed and strongly anchored to the substrate. The FOSP-based SCS TSV wafer is tolerant to high temperature and acid, and hardly influenced by coefficient of thermal expansion (CTE) mismatch. Thinning step is omitted in its fabrication process, which guarantees low total thickness variation (TTV). A 6-inch FOSP-based SCS TSV wafer with <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$380\mu $ </tex-math></inline-formula>m thickness and 20480 vias has been developed successfully. Its structure strength, air-tightness, TTV and warpage are studied. Measurement results show that the leakage current per TSV is about 0.2pA at 20V, and the resistance of conductive silicon pillar ranges from <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$50\Omega $ </tex-math></inline-formula> to <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$140\Omega $ </tex-math></inline-formula> (<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$0.017\sim 0.022\Omega \cdot $ </tex-math></inline-formula>cm resistivity and <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$66\mu $ </tex-math></inline-formula>m/<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$88\mu $ </tex-math></inline-formula>m diameter). Furthermore, with a testing process, the FOSP-based SCS TSV wafer is proven qualified for metal thermocompression bonding, forming an integrated wafer that can go through grinding and deep reactive ion etching (DRIE). The proposed SCS TSV technology is not restrained by wafer thickness and depth-to-width ratio of DRIE, so it can be applied to large-sized SCS wafer.[2024-0127]

Journal of Microelectromechanical SystemsVol. 34(1)
State Key Laboratory of Transducer Technology (CN), Shanghai Institute of Microsystem and Information Technology (CN)
Openalex Percentile: Top 49%
Silicon Nanostructures and Photoluminescence
0.23
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.