Enhanced 16 × 16 Dadda Multiplier Using Kung-Brent Adder for Superior Parallel Processing Performance

This study presents a refined 16x16 Dadda multiplier optimized for parallel processing applications, integrating the Kung-Brent adder to enhance performance. By combining the Dadda multiplier’s efficient partial product reduction with the Kung-Brent adder’s reduced delay and area overhead, the design achieves notable improvements in power efficiency and speed. The use of parallel processing at multiple stages further accelerates computation, ensuring high throughput and low latency. Our thorough simulation and synthesis results demonstrate that this optimized multiplier surpasses traditional designs in key performance indicators, including speed, area, and efficiency. The enhanced design is particularly effective for high-demand parallel processing tasks and offers significant advancements in digital circuit design. This development not only provides a robust solution for efficient arithmetic operations but also paves the way for future innovations in digital multiplier technologies.

Authors

Institutions

Publication Details

Published
2024-11-06
DOI
https://doi.org/10.1109/iceca63461.2024.10801100
Citations
9
Primary Topic
Low-power high-performance VLSI design
Type
article
Field-Weighted Citation Impact
1.88
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Enhanced 16 × 16 Dadda Multiplier Using Kung-Brent Adder for Superior Parallel Processing Performance

K. Karthigadevi, Geeta Rani, M Sakthimohan, Vikas Kumar et al.
9 citations
Low-power high-performance VLSI design
1.88
article

Enhanced 16 × 16 Dadda Multiplier Using Kung-Brent Adder for Superior Parallel Processing Performance

K. Karthigadevi, Geeta Rani, M Sakthimohan, Vikas Kumar, S. Tamilselvan, Bhuvaneswari Thiyagarajan
article en
9 citations

Abstract

This study presents a refined 16x16 Dadda multiplier optimized for parallel processing applications, integrating the Kung-Brent adder to enhance performance. By combining the Dadda multiplier’s efficient partial product reduction with the Kung-Brent adder’s reduced delay and area overhead, the design achieves notable improvements in power efficiency and speed. The use of parallel processing at multiple stages further accelerates computation, ensuring high throughput and low latency. Our thorough simulation and synthesis results demonstrate that this optimized multiplier surpasses traditional designs in key performance indicators, including speed, area, and efficiency. The enhanced design is particularly effective for high-demand parallel processing tasks and offers significant advancements in digital circuit design. This development not only provides a robust solution for efficient arithmetic operations but also paves the way for future innovations in digital multiplier technologies.

Sri Eshwar College of Engineering, Kalasalingam Academy of Research and Education (IN)
Affordable and clean energy
Openalex Percentile: Top 14%
Low-power high-performance VLSI design
1.88
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.