Design of Compact ECU with Two-Layer Daughter Board Structure for Automotive High-Performance Computing

We proposed a new two-layer daughter board structure to balance both high performance and compact size in electrical control unit (ECU). The structure separates interface board and processor board for high-density implementation. We concluded the structure can realize cooling capacity of over 300 W, signal integrity of 6 Gbps, and the chassis size reduction of more than 20 %.

Authors

Institutions

Publication Details

Published
2024-11-13
DOI
https://doi.org/10.1109/icsj62869.2024.10804710
Primary Topic
VLSI and Analog Circuit Testing
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Design of Compact ECU with Two-Layer Daughter Board Structure for Automotive High-Performance Computing

Yutaka Uematsu, Soshi Shimomura, Masako Kato
VLSI and Analog Circuit Testing
article

Design of Compact ECU with Two-Layer Daughter Board Structure for Automotive High-Performance Computing

Yutaka Uematsu, Soshi Shimomura, Masako Kato
article en

Abstract

We proposed a new two-layer daughter board structure to balance both high performance and compact size in electrical control unit (ECU). The structure separates interface board and processor board for high-density implementation. We concluded the structure can realize cooling capacity of over 300 W, signal integrity of 6 Gbps, and the chassis size reduction of more than 20 %.

Hitachi (Japan) (JP)
Affordable and clean energy
Openalex Percentile: Top 75%
VLSI and Analog Circuit Testing
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Design of Compact ECU with Two-Layer Daughter Board Structure for Automotive High-Performance Computing — Yutaka Uematsu, Soshi Shimomura, et al. · (2024) | TGRS Research Map | TGRS