HighP5: Programming using Partitioned Parallel Processing Spaces

HighP5 is a new high-level parallel programming language designed to help software developers to achieve three objectives simultaneously: programmer productivity, program portability, and superior program performance. HighP5 enables this by fostering a new programming paradigm that we call hardware-cognizant parallel programming. The paradigm uses a uniform hardware abstraction and a declarative programming syntax to allow programmers to write hardware feature-sensitive efficient programs without delving into the detail of those feature implementations. This paper is the first comprehensive description of HighP5's design rationale, language grammar, and core features. It also discusses the runtime behavior of HighP5 programs. In addition, the paper presents preliminary results on program performance from HighP5 compilers on three different architectural platforms: shared-memory multiprocessors, distributed memory multi-computers, and hybrid GPU/multi-computers.

Authors

Institutions

Publication Details

Journal
Journal of the Brazilian Computer Society
Published
2024-12-17
DOI
https://doi.org/10.5753/jbcs.2024.4345
Primary Topic
Parallel Computing and Optimization Techniques
Type
article
Field-Weighted Citation Impact
0.00

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

HighP5: Programming using Partitioned Parallel Processing Spaces

Muhammad Nur Yanhaona, Shahriar Hasan Mickey, Andrew Grimshaw
Journal of the Brazilian Computer Society
Parallel Computing and Optimization Techniques
article

HighP5: Programming using Partitioned Parallel Processing Spaces

Muhammad Nur Yanhaona, Shahriar Hasan Mickey, Andrew Grimshaw
article en

Abstract

HighP5 is a new high-level parallel programming language designed to help software developers to achieve three objectives simultaneously: programmer productivity, program portability, and superior program performance. HighP5 enables this by fostering a new programming paradigm that we call hardware-cognizant parallel programming. The paradigm uses a uniform hardware abstraction and a declarative programming syntax to allow programmers to write hardware feature-sensitive efficient programs without delving into the detail of those feature implementations. This paper is the first comprehensive description of HighP5's design rationale, language grammar, and core features. It also discusses the runtime behavior of HighP5 programs. In addition, the paper presents preliminary results on program performance from HighP5 compilers on three different architectural platforms: shared-memory multiprocessors, distributed memory multi-computers, and hybrid GPU/multi-computers.

Journal of the Brazilian Computer SocietyVol. 30(1)
University of Virginia (US), BRAC University (BD)
National Science Foundation, University of North Texas
Industry, innovation and infrastructure
Openalex Percentile: Top 75%
Parallel Computing and Optimization Techniques
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

HighP5: Programming using Partitioned Parallel Processing Spaces — Muhammad Nur Yanhaona, Shahriar Hasan Mickey, et al. · Journal of the Brazilian Computer Society (2024) | TGRS Research Map | TGRS