Reconfiguring van der Waals Metal–Semiconductor Contacts via Selenium Intercalation/Deintercalation Post-Treatment

To achieve the commercialization of two-dimensional (2D) semiconductors, the identification of an appropriate combination of 2D semiconductors and three-dimensional (3D) metals is crucial. Furthermore, understanding the van der Waals (vdW) interactions between these materials in thin-film semiconductor processes is essential. Optimizing these interactions requires precise control over the properties of the vdW interface through specific pre- or post-treatment methods. This study utilizes Se-environment annealing as a post-treatment technique, which allows for modification of the vdW gap distance and enhancement of the stability of the interfacial structure through the process of Se intercalation and deintercalation at the 2D-3D interface. The depth of Se intercalation and deintercalation is adjusted by varying the temperature and duration of the postannealing process in an Se environment. This precise control over the process enables the effective metallization of 2D semiconductors. The results indicate that expanding the vdW gap and stabilizing the interface structure through this post-treatment significantly improve the metal contact properties in devices such as field-effect transistors and photovoltaic Schottky diodes by minimizing metal-induced gap states, thus reducing Fermi level pinning. The application of Se intercalation and deintercalation techniques achieves an exceptionally low contact resistance of 773 Ω·μm between p-type WSe<sub>2</sub> and Au. Additionally, the integration of doping-free WSe<sub>2</sub> complementary metal-oxide-semiconductor (CMOS) circuits using Se-environment annealing and blocking layers is demonstrated, establishing a promising advancement in semiconductor technology.

Authors

Institutions

Publication Details

Journal
ACS Nano
Published
2024-12-21
DOI
https://doi.org/10.1021/acsnano.4c15117
Citations
8
Primary Topic
2D Materials and Applications
Type
article
Field-Weighted Citation Impact
0.94

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Reconfiguring van der Waals Metal–Semiconductor Contacts via Selenium Intercalation/Deintercalation Post-Treatment

Gihyeon Kwon, Seongil Im, Hyeon-Sik Kim, Woochan Koh et al.
8 citations
ACS Nano
2D Materials and Applications
0.94
article

Reconfiguring van der Waals Metal–Semiconductor Contacts via Selenium Intercalation/Deintercalation Post-Treatment

Gihyeon Kwon, Seongil Im, Hyeon-Sik Kim, Woochan Koh, Mann–Ho Cho, Kwangsik Jeong, Dajung Kim, Hyunjun Park, Sewoong Oh
article en
8 citations

Abstract

To achieve the commercialization of two-dimensional (2D) semiconductors, the identification of an appropriate combination of 2D semiconductors and three-dimensional (3D) metals is crucial. Furthermore, understanding the van der Waals (vdW) interactions between these materials in thin-film semiconductor processes is essential. Optimizing these interactions requires precise control over the properties of the vdW interface through specific pre- or post-treatment methods. This study utilizes Se-environment annealing as a post-treatment technique, which allows for modification of the vdW gap distance and enhancement of the stability of the interfacial structure through the process of Se intercalation and deintercalation at the 2D-3D interface. The depth of Se intercalation and deintercalation is adjusted by varying the temperature and duration of the postannealing process in an Se environment. This precise control over the process enables the effective metallization of 2D semiconductors. The results indicate that expanding the vdW gap and stabilizing the interface structure through this post-treatment significantly improve the metal contact properties in devices such as field-effect transistors and photovoltaic Schottky diodes by minimizing metal-induced gap states, thus reducing Fermi level pinning. The application of Se intercalation and deintercalation techniques achieves an exceptionally low contact resistance of 773 Ω·μm between p-type WSe<sub>2</sub> and Au. Additionally, the integration of doping-free WSe<sub>2</sub> complementary metal-oxide-semiconductor (CMOS) circuits using Se-environment annealing and blocking layers is demonstrated, establishing a promising advancement in semiconductor technology.

ACS NanoVol. 19(1)
University of California, Los Angeles (US), Yonsei University (KR)
National Research Foundation, Yonsei University, Ministry of Trade, Industry and Energy, Ministry of Science, ICT and Future Planning, Electronics and Telecommunications Research Institute, National Research Foundation of Korea, Ministry of Science and ICT, South Korea
Openalex Percentile: Top 22%
2D Materials and Applications
0.94
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.