Structure for characterization of MOS transistors in 28FD-SOI technology

In this document, we present a structure for DC characterization of MOS transistors. The challenge is to accurately characterize those devices at very high and very low currents where the leakages are the most problematic. The starting point was a standard structure with a Kelvin measurement (force and sense branch) and we improved the structure little by little in order to solve the different issues faced. The proposed structure allows to measure accurately low and high currents where the initial structure tends to be inadequate. Simulation results show an error of measurement of only 0.2% at worst for high currents and test results are also in line with the simulation and with other measurements made on the wafer which proves the efficiency of the structure

Authors

Institutions

Publication Details

Published
2024-10-14
DOI
https://doi.org/10.1109/dttis62212.2024.10780402
Primary Topic
Integrated Circuits and Semiconductor Failure Analysis
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Structure for characterization of MOS transistors in 28FD-SOI technology

Wenceslas Rahajandraibe, S. Meillère, Fabien Granoux, Jérémy Bonnet
Integrated Circuits and Semiconductor Failure Analysis
article

Structure for characterization of MOS transistors in 28FD-SOI technology

Wenceslas Rahajandraibe, S. Meillère, Fabien Granoux, Jérémy Bonnet
article en

Abstract

In this document, we present a structure for DC characterization of MOS transistors. The challenge is to accurately characterize those devices at very high and very low currents where the leakages are the most problematic. The starting point was a standard structure with a Kelvin measurement (force and sense branch) and we improved the structure little by little in order to solve the different issues faced. The proposed structure allows to measure accurately low and high currents where the initial structure tends to be inadequate. Simulation results show an error of measurement of only 0.2% at worst for high currents and test results are also in line with the simulation and with other measurements made on the wafer which proves the efficiency of the structure

Aix-Marseille Université (FR), STMicroelectronics (France) (FR), Institut des Matériaux, de Microélectronique et des Nanosciences de Provence (FR)
Affordable and clean energy
Openalex Percentile: Top 79%
Integrated Circuits and Semiconductor Failure Analysis
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Structure for characterization of MOS transistors in 28FD-SOI technology — Wenceslas Rahajandraibe, S. Meillère, et al. · (2024) | TGRS Research Map | TGRS