Auto-Trimming-Based Designs for the Test Optimization of Mass-Produced Automotive Microcontroller Unit Chip Probing Tests

High-voltage and analog measurements occupy a large amount of automated test equipment (ATE) overhead. A method for realizing trimming automation through mixed digital and analog circuits is proposed. Taking a 40 nm 1 MB Flash chip test as an example, current high-voltage and analog quantity trimming accounts for 6.9% of the total test time. Through adding digital and analog circuits to the Built-In Self-Test (BIST) circuit, the trimming test time is reduced from 2.94 s to 0.23 s, and the ratio of the total test time is reduced to 0.58%. Compared with the original chip probing (CP) total time, the total time is reduced by 6.35%, the ATE overhead accounts for 19.35% of the total test time, and the Flash area is 0.63%. The measurement accuracy reaches 750 μV~6 mV, and the measurement error is 0.15% ± 7 mV, compared with the conventional ATE trimming method.

Authors

Institutions

Publication Details

Journal
Electronics
Published
2024-12-12
DOI
https://doi.org/10.3390/electronics13244894
Citations
1
Primary Topic
VLSI and Analog Circuit Testing
Type
article
Field-Weighted Citation Impact
0.49
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Auto-Trimming-Based Designs for the Test Optimization of Mass-Produced Automotive Microcontroller Unit Chip Probing Tests

David Wei Zhang, Qi Liu
1 citations
Electronics
VLSI and Analog Circuit Testing
0.49
article

Auto-Trimming-Based Designs for the Test Optimization of Mass-Produced Automotive Microcontroller Unit Chip Probing Tests

David Wei Zhang, Qi Liu
article en
1 citations

Abstract

High-voltage and analog measurements occupy a large amount of automated test equipment (ATE) overhead. A method for realizing trimming automation through mixed digital and analog circuits is proposed. Taking a 40 nm 1 MB Flash chip test as an example, current high-voltage and analog quantity trimming accounts for 6.9% of the total test time. Through adding digital and analog circuits to the Built-In Self-Test (BIST) circuit, the trimming test time is reduced from 2.94 s to 0.23 s, and the ratio of the total test time is reduced to 0.58%. Compared with the original chip probing (CP) total time, the total time is reduced by 6.35%, the ATE overhead accounts for 19.35% of the total test time, and the Flash area is 0.63%. The measurement accuracy reaches 750 μV~6 mV, and the measurement error is 0.15% ± 7 mV, compared with the conventional ATE trimming method.

ElectronicsVol. 13(24)
Fudan University (CN)
Affordable and clean energy
Openalex Percentile: Top 33%
VLSI and Analog Circuit Testing
0.49
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.