A New Structure and Process Method for SiC Trench MOSFET

In this paper, we propose a new device structure, fabrication process, and TCAD simulation for a SiC Trench MOSFET. Through utilizing a trench refill process with a controlled flow rate of hydrogen chloride (HCl) gas reported before, we can achieve a thin lateral thickness in the p-connect layer and a new structure of SiC Trench MOSFET, without using ion implantation. When the device is under reverse bias, the parasitic PMOS turn-on effectively clamps the p-connect and p-bottom regions, providing robust protection for the gate oxide corners. TCAD simulation reveals that the lateral thickness of the p-connect layer should be maintained below 400Å. The SiC Trench MOSFET demonstrates the capability to block a reverse bias voltage of 1174V, with the n-drift layer having a minimum thickness of <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$7\mu\mathrm{m}$</tex> beneath the p-bottom region.

Authors

Publication Details

Published
2024-08-23
DOI
https://doi.org/10.1109/isset62871.2024.10779737
Primary Topic
Silicon Carbide Semiconductor Technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A New Structure and Process Method for SiC Trench MOSFET

Xixi Luo, Ying Dai, Haibo Hu, Wuhua Yang et al.
Silicon Carbide Semiconductor Technologies
article

A New Structure and Process Method for SiC Trench MOSFET

Xixi Luo, Ying Dai, Haibo Hu, Wuhua Yang, Yuxi Wan, Menglong Zhang, Sirui Feng, Yun Xia, Gang Chen, Wei Zeng, Xiaoping Wang, Hui Zhi
article en

Abstract

In this paper, we propose a new device structure, fabrication process, and TCAD simulation for a SiC Trench MOSFET. Through utilizing a trench refill process with a controlled flow rate of hydrogen chloride (HCl) gas reported before, we can achieve a thin lateral thickness in the p-connect layer and a new structure of SiC Trench MOSFET, without using ion implantation. When the device is under reverse bias, the parasitic PMOS turn-on effectively clamps the p-connect and p-bottom regions, providing robust protection for the gate oxide corners. TCAD simulation reveals that the lateral thickness of the p-connect layer should be maintained below 400Å. The SiC Trench MOSFET demonstrates the capability to block a reverse bias voltage of 1174V, with the n-drift layer having a minimum thickness of <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$7\mu\mathrm{m}$</tex> beneath the p-bottom region.

Openalex Percentile: Top 80%
Silicon Carbide Semiconductor Technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.