Common-Mode Voltage Reduction Technique for $1\emptyset \ \text{to}\ 6\emptyset $ Matrix Converter Using Primary-Secondary Voltage Vector Combinations

The emerging need of matrix converter (MC) is due to the existence of large dc-bus capacitors in multistage (ac–dc–ac) conversion from single-phase <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$( {1\emptyset } )$</tex-math></inline-formula> to multiphase <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$( {m\emptyset } )$</tex-math></inline-formula> system. The fundamental operation of MC with an appropriate voltage transfer ratio (VTR) is to maintain the supply side unity power factor. The limiting operational constraint is common-mode voltage (CMV) appearing across the load neutral and supply side return path due to discrete and impulsive converter switching. The proposed space vector modulation (SVM) approach is based on the two large voltage vectors selected as primary voltage vectors in a given sector to synthesize the reference voltage vector. From the vertically opposite plane of the selected primary voltage vectors, three voltage vectors are grouped as a secondary voltage vectors. To obtain the volt-second balance, null voltage vector activation time is distributed amongst the selected primary and secondary voltage vectors. The proposed control maintains a VTR of 0.519 in <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$1\emptyset {\bm{\ }}to{\bm{\ }}6\emptyset $</tex-math></inline-formula> MC conversion while reducing the CMV up to one-third peak of the supply voltage. This proposed SVM is implemented using a low-cost digital signal processor with a laboratory prototype of <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$1\emptyset {\bm{\ }}to{\bm{\ }}6\emptyset {\bm{\ }}\text{MC}$</tex-math></inline-formula> to validate the reduced CMV claim.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Industrial Informatics
Published
2024-12-12
DOI
https://doi.org/10.1109/tii.2024.3507200
Primary Topic
Induction Heating and Inverter Technology
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Common-Mode Voltage Reduction Technique for $1\emptyset \ \text{to}\ 6\emptyset $ Matrix Converter Using Primary-Secondary Voltage Vector Combinations

B. S. Umre, Manoj A. Waghmare, Mohan V. Aware
IEEE Transactions on Industrial Informatics
Induction Heating and Inverter Technology
article

Common-Mode Voltage Reduction Technique for $1\emptyset \ \text{to}\ 6\emptyset $ Matrix Converter Using Primary-Secondary Voltage Vector Combinations

B. S. Umre, Manoj A. Waghmare, Mohan V. Aware
article en

Abstract

The emerging need of matrix converter (MC) is due to the existence of large dc-bus capacitors in multistage (ac–dc–ac) conversion from single-phase <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$( {1\emptyset } )$</tex-math></inline-formula> to multiphase <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$( {m\emptyset } )$</tex-math></inline-formula> system. The fundamental operation of MC with an appropriate voltage transfer ratio (VTR) is to maintain the supply side unity power factor. The limiting operational constraint is common-mode voltage (CMV) appearing across the load neutral and supply side return path due to discrete and impulsive converter switching. The proposed space vector modulation (SVM) approach is based on the two large voltage vectors selected as primary voltage vectors in a given sector to synthesize the reference voltage vector. From the vertically opposite plane of the selected primary voltage vectors, three voltage vectors are grouped as a secondary voltage vectors. To obtain the volt-second balance, null voltage vector activation time is distributed amongst the selected primary and secondary voltage vectors. The proposed control maintains a VTR of 0.519 in <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$1\emptyset {\bm{\ }}to{\bm{\ }}6\emptyset $</tex-math></inline-formula> MC conversion while reducing the CMV up to one-third peak of the supply voltage. This proposed SVM is implemented using a low-cost digital signal processor with a laboratory prototype of <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$1\emptyset {\bm{\ }}to{\bm{\ }}6\emptyset {\bm{\ }}\text{MC}$</tex-math></inline-formula> to validate the reduced CMV claim.

IEEE Transactions on Industrial InformaticsVol. 21(3)
Visvesvaraya National Institute of Technology (IN), National Institute of Technology Arunachal Pradesh (IN)
Affordable and clean energy
Openalex Percentile: Top 77%
Induction Heating and Inverter Technology
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.