Demonstration of 7.2 kV / 200 A Switching Performance for a 10 kV SiC MOSFET Half-bridge Power Module

Multi-chip power modules may suffer from increased switching losses and severe oscillation issues during switching transients due to e.g. parasitic capacitances and imbalances within the power module. This paper presents the switching performance measured at $7.2 ~\mathrm{kV} / ~200 \mathrm{~A}$ of both high-side and low-side in an 8-chip (4+4) half-bridge power module based on 10 kV SiC MOSFETs in a double pulse test (DPT) setup. The demonstrated power module obtains almost a doubling of the current per chip ratio compared to the closest competitors with 50 A per chip. The clean switching and balanced switching loss between high-side and low-side switches are obtained with an optimized power module layout.

Authors

Institutions

Publication Details

Published
2024-11-04
DOI
https://doi.org/10.1109/wipda62103.2024.10773070
Citations
3
Primary Topic
Silicon Carbide Semiconductor Technologies
Type
article
Field-Weighted Citation Impact
0.63

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Demonstration of 7.2 kV / 200 A Switching Performance for a 10 kV SiC MOSFET Half-bridge Power Module

Hongbo Zhao, Asger Bjørn Jørgensen, Thore Stig Aunsborg, Benjamin Futtrup Kjærsgaard et al.
3 citations
Silicon Carbide Semiconductor Technologies
0.63
article

Demonstration of 7.2 kV / 200 A Switching Performance for a 10 kV SiC MOSFET Half-bridge Power Module

Hongbo Zhao, Asger Bjørn Jørgensen, Thore Stig Aunsborg, Benjamin Futtrup Kjærsgaard, Bjørn Rannestad, Nianzun Qi, Stig Munk‐Nielsen, Michael Møller Bech, Morten Rahr Nielsen, Zhixing Yan, Jannick Kjær Jørgensen, Gao Liu
article en
3 citations

Abstract

Multi-chip power modules may suffer from increased switching losses and severe oscillation issues during switching transients due to e.g. parasitic capacitances and imbalances within the power module. This paper presents the switching performance measured at $7.2 ~\mathrm{kV} / ~200 \mathrm{~A}$ of both high-side and low-side in an 8-chip (4+4) half-bridge power module based on 10 kV SiC MOSFETs in a double pulse test (DPT) setup. The demonstrated power module obtains almost a doubling of the current per chip ratio compared to the closest competitors with 50 A per chip. The clean switching and balanced switching loss between high-side and low-side switches are obtained with an optimized power module layout.

Aalborg University (DK)
Vestas, Siemens, Innovation Fund
Affordable and clean energy
Openalex Percentile: Top 30%
Silicon Carbide Semiconductor Technologies
0.63
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.