Design of a Novel Fast DC Fault Current Limiter Prototype

With the rapid development of the DC distribution network, the method of limiting the rapid rise of current after a short-circuit fault on the DC side has become a research hotspot. This paper proposes a new DC fault current limiter (FCL) topology and its prototype design scheme. The topology converts DC into AC through the IGBT bridge during fault and uses the characteristics of low-frequency resistance and high frequency of reactor to limit current. Secondly, this paper optimizes the main equipment parameters of the proposed FCL prototype, selects the current limiting reactance, Hall sensor, drive plate and arrester, and uses AutoCAD to design the appearance and overall layout of the current limiting prototype. At the same time, the hardware and software of the control and protection system are designed. Based on the RS232 serial port, the software program communicates with the host computer to analyze the operating state of the current limiter under normal operation and fault period. Finally, the reliability and superiority of the FCL control system and current limiting characteristics proposed in this paper are verified by comparing the experiment with the RT-LAB semi-physical simulation data.

Authors

Institutions

Publication Details

Published
2024-09-20
DOI
https://doi.org/10.1109/icpre62586.2024.10768645
Primary Topic
HVDC Systems and Fault Protection
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Design of a Novel Fast DC Fault Current Limiter Prototype

Yi Gao, Jinyi Deng, Jun Wei, Yufei Zhang et al.
HVDC Systems and Fault Protection
article

Design of a Novel Fast DC Fault Current Limiter Prototype

Yi Gao, Jinyi Deng, Jun Wei, Yufei Zhang, Peitao Wang, Huan Guo, Y Zhong
article en

Abstract

With the rapid development of the DC distribution network, the method of limiting the rapid rise of current after a short-circuit fault on the DC side has become a research hotspot. This paper proposes a new DC fault current limiter (FCL) topology and its prototype design scheme. The topology converts DC into AC through the IGBT bridge during fault and uses the characteristics of low-frequency resistance and high frequency of reactor to limit current. Secondly, this paper optimizes the main equipment parameters of the proposed FCL prototype, selects the current limiting reactance, Hall sensor, drive plate and arrester, and uses AutoCAD to design the appearance and overall layout of the current limiting prototype. At the same time, the hardware and software of the control and protection system are designed. Based on the RS232 serial port, the software program communicates with the host computer to analyze the operating state of the current limiter under normal operation and fault period. Finally, the reliability and superiority of the FCL control system and current limiting characteristics proposed in this paper are verified by comparing the experiment with the RT-LAB semi-physical simulation data.

Beijing Normal-Hong Kong Baptist University (CN), Jinan University (CN)
Climate action
Openalex Percentile: Top 80%
HVDC Systems and Fault Protection
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Design of a Novel Fast DC Fault Current Limiter Prototype — Yi Gao, Jinyi Deng, et al. · (2024) | TGRS Research Map | TGRS