Cross-Layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search

In this article, we present a comprehensive design and benchmarking study of content addressable memory (CAM) at the 7-nm technology node in the context of similarity search applications. We design CAM cells based on static random access memory (SRAM), spin-orbit torque (SOT), and ferroelectric field effect transistor devices and from their layouts extract cell parasitics using state-of-the-art electronic design automation (EDA) tools. These parasitics are used to develop SPICE netlists to model search operations. We use a CAM-based dataset search and a sequential recommendation system (RS) to highlight the application-level performance degradation due to interconnect parasitics. We propose and evaluate two solutions to mitigate interconnect effects.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Electron Devices
Published
2024-12-04
DOI
https://doi.org/10.1109/ted.2024.3506509
Citations
1
Primary Topic
Advanced Computing and Algorithms
Type
article
Field-Weighted Citation Impact
1.96
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Cross-Layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search

Piyush Kumar, Azad Naeemi, Mohammad Adnaan, Siri Narla
1 citations
IEEE Transactions on Electron Devices
Advanced Computing and Algorithms
1.96
article

Cross-Layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search

Piyush Kumar, Azad Naeemi, Mohammad Adnaan, Siri Narla
article en
1 citations

Abstract

In this article, we present a comprehensive design and benchmarking study of content addressable memory (CAM) at the 7-nm technology node in the context of similarity search applications. We design CAM cells based on static random access memory (SRAM), spin-orbit torque (SOT), and ferroelectric field effect transistor devices and from their layouts extract cell parasitics using state-of-the-art electronic design automation (EDA) tools. These parasitics are used to develop SPICE netlists to model search operations. We use a CAM-based dataset search and a sequential recommendation system (RS) to highlight the application-level performance degradation due to interconnect parasitics. We propose and evaluate two solutions to mitigate interconnect effects.

IEEE Transactions on Electron DevicesVol. 72(1)
Georgia Institute of Technology (US)
Openalex Percentile: Top 11%
Advanced Computing and Algorithms
1.96
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.