Asymmetric Trench SiC MOSFET With Integrated Three Channels for Improved Performance and Reliability

A novel Asymmetric Trench SiC MOSFET (ATMOS) with Integrated Three Channels (ITC) is presented, which improves the performance and reliability significantly. The ITC includes the reverse conduction channel (Ch3) and double forward conduction channels (Ch1 and Ch2). The Ch3 is constituted by the Self-Biased MOSFET (SBM), forming a low barrier due to the drain-induced barrier lowering effect, which results in a lower turn on voltage compared with the p-i-n body diode. On the other hand, the Ch1 and Ch2 are constituted by the side trench MOSFET and additional bottom planar MOSFET, respectively. It shortens the width of the JFET region, and a lower gate oxide electric field is achieved. The reverse blocking leakage current (IBL) caused by the drain-induced barrier lowering is suppressed. Moreover, the bottom planar MOSFET reduces the gate-drain charge (QGD) and switching losses due to the reduced coupling area between the Gate and Drain. Finally, The Ch1 and Ch2 provide double electron current paths during forward concoction, which reduces the specific on-resistance (Ron,sp) of the device remarkably. The simulation results show that the proposed ITC-ATMOS achieves a reduction <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${\mathrm { V}}_{\mathrm { cut-in}}$ </tex-math></inline-formula> of the body diode from 2.8V to 2.0V at 50A. The peak electric field <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${\mathrm { E}}_{\mathrm { max}}$ </tex-math></inline-formula> is reduced to 1.27MV, and the leakage current(IBL) caused by the integrated SBM (I<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${_{\text {BL}}} {=} 10{^{-}7 }$ </tex-math></inline-formula> A) is much smaller than integrated Schottky Barrier Diodes (SBD) (I<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${_{\text {BL}}} {=} 10{^{-}5 }$ </tex-math></inline-formula> A) for blocking characteristics at high-temperature, thus long-term reliability is greatly enhanced. Moreover, a decrease in <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${\mathrm { R}}_{\mathrm { on,sp}}$ </tex-math></inline-formula> of 28.57%, and reductions in <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${\mathrm { Q}}_{\mathrm { GD}}$ </tex-math></inline-formula> and switching losses by 20.60% and 41.4% are achieved when compared with the Conventional ATMOS, respectively.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Device and Materials Reliability
Published
2024-12-04
DOI
https://doi.org/10.1109/tdmr.2024.3510782
Citations
2
Primary Topic
Silicon Carbide Semiconductor Technologies
Type
article
Field-Weighted Citation Impact
0.42
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Asymmetric Trench SiC MOSFET With Integrated Three Channels for Improved Performance and Reliability

Hongsheng Zhang, Zhengsheng Han, Yi Huang, Weizhong Chen et al.
2 citations
IEEE Transactions on Device and Materials Reliability
Silicon Carbide Semiconductor Technologies
0.42
article

Asymmetric Trench SiC MOSFET With Integrated Three Channels for Improved Performance and Reliability

Hongsheng Zhang, Zhengsheng Han, Yi Huang, Weizhong Chen, Yufan Xiao, Yangqi Zhou
article en
2 citations

Abstract

A novel Asymmetric Trench SiC MOSFET (ATMOS) with Integrated Three Channels (ITC) is presented, which improves the performance and reliability significantly. The ITC includes the reverse conduction channel (Ch3) and double forward conduction channels (Ch1 and Ch2). The Ch3 is constituted by the Self-Biased MOSFET (SBM), forming a low barrier due to the drain-induced barrier lowering effect, which results in a lower turn on voltage compared with the p-i-n body diode. On the other hand, the Ch1 and Ch2 are constituted by the side trench MOSFET and additional bottom planar MOSFET, respectively. It shortens the width of the JFET region, and a lower gate oxide electric field is achieved. The reverse blocking leakage current (IBL) caused by the drain-induced barrier lowering is suppressed. Moreover, the bottom planar MOSFET reduces the gate-drain charge (QGD) and switching losses due to the reduced coupling area between the Gate and Drain. Finally, The Ch1 and Ch2 provide double electron current paths during forward concoction, which reduces the specific on-resistance (Ron,sp) of the device remarkably. The simulation results show that the proposed ITC-ATMOS achieves a reduction <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${\mathrm { V}}_{\mathrm { cut-in}}$ </tex-math></inline-formula> of the body diode from 2.8V to 2.0V at 50A. The peak electric field <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${\mathrm { E}}_{\mathrm { max}}$ </tex-math></inline-formula> is reduced to 1.27MV, and the leakage current(IBL) caused by the integrated SBM (I<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${_{\text {BL}}} {=} 10{^{-}7 }$ </tex-math></inline-formula> A) is much smaller than integrated Schottky Barrier Diodes (SBD) (I<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${_{\text {BL}}} {=} 10{^{-}5 }$ </tex-math></inline-formula> A) for blocking characteristics at high-temperature, thus long-term reliability is greatly enhanced. Moreover, a decrease in <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${\mathrm { R}}_{\mathrm { on,sp}}$ </tex-math></inline-formula> of 28.57%, and reductions in <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${\mathrm { Q}}_{\mathrm { GD}}$ </tex-math></inline-formula> and switching losses by 20.60% and 41.4% are achieved when compared with the Conventional ATMOS, respectively.

IEEE Transactions on Device and Materials ReliabilityVol. 25(1)
Chongqing University of Posts and Telecommunications (CN), Chinese Academy of Sciences (CN), Institute of Microelectronics (CN)
Affordable and clean energy
Openalex Percentile: Top 36%
Silicon Carbide Semiconductor Technologies
0.42
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.