A Serial Low-Switching FFT Architecture Specifically Tailored for Low Power Consumption

This paper presents a new FFT architecture called serial low-switching FFT, which has been specifically conceived for low power consumption. To achieve this, the architecture has been designed with the aim of reducing the switching activity of the components of the architecture. Experimental results show that this approach reduces the power consumption by approximately one third with respect to equivalent FFT architectures in the literature.