A Variable and Extended Precision (VRP) Accelerator and its 22 nm SoC Implementation

High-Performance Computing (HPC) scientific applications require linear solvers and eigensolvers, and the growth in the size of linear systems has led to the broad use of iterative projection methods, which have lower memory occupancy than direct methods, but suffer from roundoff errors. Augmenting the precision speeds up convergence, but currently only software libraries support variable and extended precision Floating Point (FP) computation beyond 80 bits.We present the VaRiable and extended Precision Accelerator (VRP), a RISC-V accelerator, implemented on a System-on-Chip (SoC) using GF22FDX technology. It supports FP computations with a number of significand bits ranging from 2 to 512. The VRP provides an average 19.25x application speedup compared to the well-known MPFR software library running on a 2400 MHz Intel Xeon processor. Furthermore, extended precision enables the convergence of linear solvers for problems that would not otherwise converge.

Authors

Institutions

Publication Details

Published
2024-11-13
DOI
https://doi.org/10.1109/dcis62603.2024.10769136
Citations
1
Primary Topic
VLSI and Analog Circuit Testing
Type
article
Field-Weighted Citation Impact
0.49
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Variable and Extended Precision (VRP) Accelerator and its 22 nm SoC Implementation

Adrian Evans, Andrea Bocco, Yves Durand, César Fuguet et al.
1 citations
VLSI and Analog Circuit Testing
0.49
article

A Variable and Extended Precision (VRP) Accelerator and its 22 nm SoC Implementation

Adrian Evans, Andrea Bocco, Yves Durand, César Fuguet, Èric Guthmuller, Jérôme Fereyre
article en
1 citations

Abstract

High-Performance Computing (HPC) scientific applications require linear solvers and eigensolvers, and the growth in the size of linear systems has led to the broad use of iterative projection methods, which have lower memory occupancy than direct methods, but suffer from roundoff errors. Augmenting the precision speeds up convergence, but currently only software libraries support variable and extended precision Floating Point (FP) computation beyond 80 bits.We present the VaRiable and extended Precision Accelerator (VRP), a RISC-V accelerator, implemented on a System-on-Chip (SoC) using GF22FDX technology. It supports FP computations with a number of significand bits ranging from 2 to 512. The VRP provides an average 19.25x application speedup compared to the well-known MPFR software library running on a 2400 MHz Intel Xeon processor. Furthermore, extended precision enables the convergence of linear solvers for problems that would not otherwise converge.

Commissariat à l'Énergie Atomique et aux Énergies Alternatives (FR), CEA Grenoble (FR), Université Grenoble Alpes (FR)
Affordable and clean energy
Openalex Percentile: Top 34%
VLSI and Analog Circuit Testing
0.49
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.