Characterizing Hardware Utilization on Edge Devices when Inferring Compressed Deep Learning Models

Implementing edge AI involves running AI algorithms near the sensors. Deep Learning (DL) Model has successfully tackled image classification tasks with remarkable performance. However, their requirements for huge computing resources hinder the implementation of edge devices. Compressing the model is an essential task to allow the implementation of the DL model on edge devices. Post-training quantization (PTQ) is a compression technique that reduces the bit representation of the model weight parameters. This study looks at the impact of memory allocation on the latency of compressed DL models on Raspberry Pi 4 Model B (RPi4B) and NVIDIA Jetson Nano (J. Nano). This research aims to understand hardware utilization in central processing units (CPU), graphics processing units (GPU),and memory. This study focused on the quantitative method, which controls memory allocation and measures warm-up time, latency, CPU, and GPU utilization. Speed comparison among inference of DL models on RPi4B and J. Nano. This paper observes the correlation between hardware utilization versus the various DL inference latencies. According to our experiment, we concluded that smaller memory allocation led to high latency on both RPi4B and J. Nano. CPU utilization on RPi4B. CPU utilization in RPi4B increases along with the memory allocation; however, the opposite is shown on J. Nano since the GPU carries out the main computation on the device. Regarding computation, thesmaller DL Size and smaller bit representation lead to faster inference (low latency), while bigger bit representation on the same DL model leads to higher latency.

Authors

Institutions

Publication Details

Journal
Matrik Jurnal Manajemen Teknik Informatika dan Rekayasa Komputer
Published
2024-11-06
DOI
https://doi.org/10.30812/matrik.v24i1.3938
Primary Topic
Parallel Computing and Optimization Techniques
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Characterizing Hardware Utilization on Edge Devices when Inferring Compressed Deep Learning Models

Arief Setyanto, Rakandhiya Daanii Rachmanto, Ahmad Naufal Labiib Nabhaan
Matrik Jurnal Manajemen Teknik Informatika dan Rekayasa Komputer
Parallel Computing and Optimization Techniques
article

Characterizing Hardware Utilization on Edge Devices when Inferring Compressed Deep Learning Models

Arief Setyanto, Rakandhiya Daanii Rachmanto, Ahmad Naufal Labiib Nabhaan
article en

Abstract

Implementing edge AI involves running AI algorithms near the sensors. Deep Learning (DL) Model has successfully tackled image classification tasks with remarkable performance. However, their requirements for huge computing resources hinder the implementation of edge devices. Compressing the model is an essential task to allow the implementation of the DL model on edge devices. Post-training quantization (PTQ) is a compression technique that reduces the bit representation of the model weight parameters. This study looks at the impact of memory allocation on the latency of compressed DL models on Raspberry Pi 4 Model B (RPi4B) and NVIDIA Jetson Nano (J. Nano). This research aims to understand hardware utilization in central processing units (CPU), graphics processing units (GPU),and memory. This study focused on the quantitative method, which controls memory allocation and measures warm-up time, latency, CPU, and GPU utilization. Speed comparison among inference of DL models on RPi4B and J. Nano. This paper observes the correlation between hardware utilization versus the various DL inference latencies. According to our experiment, we concluded that smaller memory allocation led to high latency on both RPi4B and J. Nano. CPU utilization on RPi4B. CPU utilization in RPi4B increases along with the memory allocation; however, the opposite is shown on J. Nano since the GPU carries out the main computation on the device. Regarding computation, thesmaller DL Size and smaller bit representation lead to faster inference (low latency), while bigger bit representation on the same DL model leads to higher latency.

Matrik Jurnal Manajemen Teknik Informatika dan Rekayasa KomputerVol. 24(1)
University of Georgia (US), Georgia State University (US), Universitas Respati Yogyakarta (ID), Universitas Amikom Yogyakarta
Industry, innovation and infrastructure
Openalex Percentile: Top 77%
Parallel Computing and Optimization Techniques
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Characterizing Hardware Utilization on Edge Devices when Inferring Compressed Deep Learning Models — Arief Setyanto, Rakandhiya Daanii Rachmanto, et al. · Matrik Jurnal Manajemen Teknik Informatika dan Rekayasa Komputer (2024) | TGRS Research Map | TGRS