A Programmable DLL-based Delay Chain

This paper presents a programmable delay chain (PDC), which utilizes delay-locked loop (DLL) schemes to achieve a constant timing resolution for the process, voltage, and temperature (PVT) variations. This programmable delay chain generates the fixed delay time based on user-controlled code (S<8:0>). The PDC comprises the coarse-tuning and fine-tuning stages. The fine-tuning stage achieves a constant timing resolution via the DLL1. The coarse-tuning stage offers a wide delay range, stabilizing the delay through the DLL2 to reduce the PVT effects. Thus, the delay chain1 and delay chain2 can arrive at an operational range from 500 ps to 100 ns with a timing resolution of 500 ps.

Authors

Institutions

Publication Details

Published
2024-08-19
DOI
https://doi.org/10.1109/isocc62682.2024.10762463
Citations
1
Primary Topic
Embedded Systems Design Techniques
Type
article
Field-Weighted Citation Impact
0.49
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Programmable DLL-based Delay Chain

Cheng‐En Wu, Jen‐Chieh Liu, Wei-Bin Yang, Yu-Wei Huang
1 citations
Embedded Systems Design Techniques
0.49
article

A Programmable DLL-based Delay Chain

Cheng‐En Wu, Jen‐Chieh Liu, Wei-Bin Yang, Yu-Wei Huang
article en
1 citations

Abstract

This paper presents a programmable delay chain (PDC), which utilizes delay-locked loop (DLL) schemes to achieve a constant timing resolution for the process, voltage, and temperature (PVT) variations. This programmable delay chain generates the fixed delay time based on user-controlled code (S<8:0>). The PDC comprises the coarse-tuning and fine-tuning stages. The fine-tuning stage achieves a constant timing resolution via the DLL1. The coarse-tuning stage offers a wide delay range, stabilizing the delay through the DLL2 to reduce the PVT effects. Thus, the delay chain1 and delay chain2 can arrive at an operational range from 500 ps to 100 ns with a timing resolution of 500 ps.

Tamkang University (TW), National United University (TW)
Openalex Percentile: Top 34%
Embedded Systems Design Techniques
0.49
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A Programmable DLL-based Delay Chain — Cheng‐En Wu, Jen‐Chieh Liu, et al. · (2024) | TGRS Research Map | TGRS