A 339-nW 32.768-kHz DFLL-Based Reference Clock Generator with an Embedded Temperature Sensor

This paper proposes a 32.768-kHz reference clock generator with an embedded temperature sensor (TS). The kHz-clock generator consists of an RC-based relaxation oscillator that is calibrated with an MHz-range crystal oscillator (XO). The calibration is based on a digital frequency-locked loop (DFLL) and operates in a duty-cycled manner. The embedded TS extracts the temperature information by monitoring the DCO control codes, which is inherently available in the system. Fabricated in a 90-nm CMOS process, this chip consumes an average power of 339 nW at 0.2% duty cycle. The clock signal achieves a frequency stability of +25/-63 ppm over a temperature range of -40 to 85 °C. The embedded TS achieves 1°C temperature resolution; it provides additional value to the system without extra overhead.

Authors

Institutions

Publication Details

Published
2024-08-19
DOI
https://doi.org/10.1109/isocc62682.2024.10762366
Primary Topic
Advancements in PLL and VCO Technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A 339-nW 32.768-kHz DFLL-Based Reference Clock Generator with an Embedded Temperature Sensor

Chun‐Yu Lin, Chih-Yu Fang, Tsung‐Hsien Lin, Kuan-Dar Chen et al.
Advancements in PLL and VCO Technologies
article

A 339-nW 32.768-kHz DFLL-Based Reference Clock Generator with an Embedded Temperature Sensor

Chun‐Yu Lin, Chih-Yu Fang, Tsung‐Hsien Lin, Kuan-Dar Chen, Shuan Yang, Tai‐Hong Chen, Shan-Chih Tsou, Shon-Hang Wen, Yu‐Chi Wang
article en

Abstract

This paper proposes a 32.768-kHz reference clock generator with an embedded temperature sensor (TS). The kHz-clock generator consists of an RC-based relaxation oscillator that is calibrated with an MHz-range crystal oscillator (XO). The calibration is based on a digital frequency-locked loop (DFLL) and operates in a duty-cycled manner. The embedded TS extracts the temperature information by monitoring the DCO control codes, which is inherently available in the system. Fabricated in a 90-nm CMOS process, this chip consumes an average power of 339 nW at 0.2% duty cycle. The clock signal achieves a frequency stability of +25/-63 ppm over a temperature range of -40 to 85 °C. The embedded TS achieves 1°C temperature resolution; it provides additional value to the system without extra overhead.

National Taiwan University (TW), MediaTek (Taiwan) (TW)
Affordable and clean energy
Openalex Percentile: Top 81%
Advancements in PLL and VCO Technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.