Hybrid CC-LSTM Algorithm for SOC Estimation and Its Dual-Mode Hardware Design

Coulomb counting method (CC) and Long ShortTerm Memory (LSTM) network are widely used for battery State of Charge (SOC) estimation. This paper develops a hybrid CC-LSTM algorithm for SOC estimation and designs a dual-mode hardware architecture based on this algorithm. Additionally, a test platform based on a field-programmable gate array (FPGA) is built to validate the proposed hardware. In the proposed CC-LSTM model, CC is employed for feature extraction, while LSTM is used for SOC estimation. In the proposed hardware design, CC-LSTM is utilized in dynamic mode, whereas the open circuit voltage method is used in sleep mode. The proposed design achieves an execution time of 2.86ms on FPGA, with an average root mean square error (RMSE) of 0.912% under various operating conditions.

Authors

Institutions

Publication Details

Published
2024-08-19
DOI
https://doi.org/10.1109/isocc62682.2024.10762448
Primary Topic
Iterative Learning Control Systems
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Hybrid CC-LSTM Algorithm for SOC Estimation and Its Dual-Mode Hardware Design

Bing Li, Y. Y. Peng, Lei Huang, Gexuan Wu
Iterative Learning Control Systems
article

Hybrid CC-LSTM Algorithm for SOC Estimation and Its Dual-Mode Hardware Design

Bing Li, Y. Y. Peng, Lei Huang, Gexuan Wu
article en

Abstract

Coulomb counting method (CC) and Long ShortTerm Memory (LSTM) network are widely used for battery State of Charge (SOC) estimation. This paper develops a hybrid CC-LSTM algorithm for SOC estimation and designs a dual-mode hardware architecture based on this algorithm. Additionally, a test platform based on a field-programmable gate array (FPGA) is built to validate the proposed hardware. In the proposed CC-LSTM model, CC is employed for feature extraction, while LSTM is used for SOC estimation. In the proposed hardware design, CC-LSTM is utilized in dynamic mode, whereas the open circuit voltage method is used in sleep mode. The proposed design achieves an execution time of 2.86ms on FPGA, with an average root mean square error (RMSE) of 0.912% under various operating conditions.

Shenzhen University (CN)
Affordable and clean energy
Openalex Percentile: Top 75%
Iterative Learning Control Systems
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.