A Robust Power Hardware-in-the-Loop Interface Under Uncertain Software and Hardware System

The power hardware-in-the-loop (PHIL) framework provides an attractive platform for evaluating new frameworks and power hardware including transformers, converters and machines. It allows for conducting diverse tests on a laboratory scale, providing results that closely resemble real-world scenarios, all while avoiding the high costs and risks associated with experimentation on a full-scale power system. However, despite its advantages of the PHIL framework, considerable challenges remain where often the performance is not robust and the fidelity to the real-world needs to be quantified and improved. This article addresses these challenges by synthesizing an interface between the hardware and software components of PHIL while employing a modern control perspective for managing inherent uncertainties. The article provides a methodology that quantifies model uncertainty caused by the point-of-connection in the emulated power network of the software system and the model uncertainty stemming from the varying nature of the hardware-under-test. To overcome these uncertainties, the article proposes a robust PHIL interface controller based on <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$\boldsymbol{\mu}$</tex-math></inline-formula>-synthesis. This controller ensures multiple objectives are met that includes robust stability, performance, accuracy, and tracking capabilities. To assess the effectiveness and viability of the proposed PHIL interface, a PHIL experiment is conducted. The experiment involves interfacing an emulated software system based on a 225-bus, 110 V, 60 Hz, 1 MW residential subnetwork of the University of Minnesota and suburb Minneapolis. The interface is established using a real-time simulator and a physical hardware system consisting of two 1-<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$\boldsymbol{\phi}$</tex-math></inline-formula> 1.67 kVA inverter systems and one linear and nonlinear load, each with a capacity of 1.8 kVA.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Industrial Electronics
Published
2024-11-27
DOI
https://doi.org/10.1109/tie.2024.3497340
Citations
3
Primary Topic
Real-time simulation and control systems
Type
article
Field-Weighted Citation Impact
0.98
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Robust Power Hardware-in-the-Loop Interface Under Uncertain Software and Hardware System

Soham Chakraborty, Murti V. Salapaka, Mohammed Tuhin Rana
3 citations
IEEE Transactions on Industrial Electronics
Real-time simulation and control systems
0.98
article

A Robust Power Hardware-in-the-Loop Interface Under Uncertain Software and Hardware System

Soham Chakraborty, Murti V. Salapaka, Mohammed Tuhin Rana
article en
3 citations

Abstract

The power hardware-in-the-loop (PHIL) framework provides an attractive platform for evaluating new frameworks and power hardware including transformers, converters and machines. It allows for conducting diverse tests on a laboratory scale, providing results that closely resemble real-world scenarios, all while avoiding the high costs and risks associated with experimentation on a full-scale power system. However, despite its advantages of the PHIL framework, considerable challenges remain where often the performance is not robust and the fidelity to the real-world needs to be quantified and improved. This article addresses these challenges by synthesizing an interface between the hardware and software components of PHIL while employing a modern control perspective for managing inherent uncertainties. The article provides a methodology that quantifies model uncertainty caused by the point-of-connection in the emulated power network of the software system and the model uncertainty stemming from the varying nature of the hardware-under-test. To overcome these uncertainties, the article proposes a robust PHIL interface controller based on <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$\boldsymbol{\mu}$</tex-math></inline-formula>-synthesis. This controller ensures multiple objectives are met that includes robust stability, performance, accuracy, and tracking capabilities. To assess the effectiveness and viability of the proposed PHIL interface, a PHIL experiment is conducted. The experiment involves interfacing an emulated software system based on a 225-bus, 110 V, 60 Hz, 1 MW residential subnetwork of the University of Minnesota and suburb Minneapolis. The interface is established using a real-time simulator and a physical hardware system consisting of two 1-<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$\boldsymbol{\phi}$</tex-math></inline-formula> 1.67 kVA inverter systems and one linear and nonlinear load, each with a capacity of 1.8 kVA.

IEEE Transactions on Industrial ElectronicsVol. 72(6)
University of Minnesota (US)
Openalex Percentile: Top 22%
Real-time simulation and control systems
0.98
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.