Characterization of Silicon Carbide Low-Voltage n/p-Channel MOSFETs at High Temperatures

SiC-based n-channel and p-channel MOSFETs fabricated by Fraunhofer IISB SiC CMOS technology are characterized from room temperature up to 300°C. The behaviors of these low voltage devices including the short-channel effect (SCE), p-type ohmic contact with high resistivity, and the low channel mobility due to the SiC/SiO2 interface are presented. A thorough analysis is performed to understand the cause of low channel mobility, with TCAD simulations specifically on p-channel MOSFET, providing an insight into the impact of channel length, interface traps, and contact resistivity on device performance. The analysis in this paper is important in the comprehension of the low-voltage SiC MOSFETs so as to achieve balanced n-channel and p-channel MOSFETs and lead to the monolithic integration of SiC ICs with SiC power devices.

Authors

Institutions

Publication Details

Journal
IEEE Journal of the Electron Devices Society
Published
2024-11-27
DOI
https://doi.org/10.1109/jeds.2024.3506922
Citations
3
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
0.63

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Characterization of Silicon Carbide Low-Voltage n/p-Channel MOSFETs at High Temperatures

H. Alan Mantooth, Pengyu Lai, Zhong Chen, Affan Abbasi et al.
3 citations
IEEE Journal of the Electron Devices Society
Advancements in Semiconductor Devices and Circuit Design
0.63
article

Characterization of Silicon Carbide Low-Voltage n/p-Channel MOSFETs at High Temperatures

H. Alan Mantooth, Pengyu Lai, Zhong Chen, Affan Abbasi, Md Maksudul Hossain, Asif Faruque, Hui Wang
article en
3 citations

Abstract

SiC-based n-channel and p-channel MOSFETs fabricated by Fraunhofer IISB SiC CMOS technology are characterized from room temperature up to 300°C. The behaviors of these low voltage devices including the short-channel effect (SCE), p-type ohmic contact with high resistivity, and the low channel mobility due to the SiC/SiO2 interface are presented. A thorough analysis is performed to understand the cause of low channel mobility, with TCAD simulations specifically on p-channel MOSFET, providing an insight into the impact of channel length, interface traps, and contact resistivity on device performance. The analysis in this paper is important in the comprehension of the low-voltage SiC MOSFETs so as to achieve balanced n-channel and p-channel MOSFETs and lead to the monolithic integration of SiC ICs with SiC power devices.

IEEE Journal of the Electron Devices SocietyVol. 13
University of Arkansas at Fayetteville (US)
National Science Foundation, Army Research Laboratory
Affordable and clean energy
Openalex Percentile: Top 30%
Advancements in Semiconductor Devices and Circuit Design
0.63
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Characterization of Silicon Carbide Low-Voltage n/p-Channel MOSFETs at High Temperatures — H. Alan Mantooth, Pengyu Lai, et al. · IEEE Journal of the Electron Devices Society (2024) | TGRS Research Map | TGRS