Wideband Equivalent Circuit Modeling and Parameter Extraction Method for Through Via in Ceramic Package Substrate

Abstract There are numbers of through ceramic vias (TCVs) in ceramic package substrates for vertical interconnection of signal, and it would be very difficult, even impossible, to create the full-wave three-dimensional (3D) model of all TCVs during signal integrity (SI) analysis of a chip package. Thus, this paper presents a π-type equivalent circuit model for a signal TCV in steady of the full-wave 3D model. To improve model accuracy, the model takes into account the parasitic inductance and resistance induced by the skin effect of TCV at high frequencies, as well as the parallel plate effect between multilayer ground planes. A more accurate calculation method of via-plate capacitance is proposed based on the quasi-static method. According to the feature selective verification (FSV) method, the TCV S parameters calculated by the equivalent model and using the via-plate capacitance calculation method proposed in this study are in good consistency with those from high-frequency structure simulator (HFSS) full-wave 3D model in a wideband, and the solution time is reduced by 98.85%.

Authors

Institutions

Publication Details

Journal
Journal of Electronic Packaging
Published
2024-11-27
DOI
https://doi.org/10.1115/1.4067269
Primary Topic
Electronic Packaging and Soldering Technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Wideband Equivalent Circuit Modeling and Parameter Extraction Method for Through Via in Ceramic Package Substrate

Pan Ren, Xuan Zhao, Chulin Wang, Xiaojie Li et al.
Journal of Electronic Packaging
Electronic Packaging and Soldering Technologies
article

Wideband Equivalent Circuit Modeling and Parameter Extraction Method for Through Via in Ceramic Package Substrate

Pan Ren, Xuan Zhao, Chulin Wang, Xiaojie Li, Pingan Du, Yaya Liang
article en

Abstract

Abstract There are numbers of through ceramic vias (TCVs) in ceramic package substrates for vertical interconnection of signal, and it would be very difficult, even impossible, to create the full-wave three-dimensional (3D) model of all TCVs during signal integrity (SI) analysis of a chip package. Thus, this paper presents a π-type equivalent circuit model for a signal TCV in steady of the full-wave 3D model. To improve model accuracy, the model takes into account the parasitic inductance and resistance induced by the skin effect of TCV at high frequencies, as well as the parallel plate effect between multilayer ground planes. A more accurate calculation method of via-plate capacitance is proposed based on the quasi-static method. According to the feature selective verification (FSV) method, the TCV S parameters calculated by the equivalent model and using the via-plate capacitance calculation method proposed in this study are in good consistency with those from high-frequency structure simulator (HFSS) full-wave 3D model in a wideband, and the solution time is reduced by 98.85%.

Journal of Electronic PackagingVol. 147(2)
University of Electronic Science and Technology of China (CN)
Openalex Percentile: Top 81%
Electronic Packaging and Soldering Technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.