A Bidirectional Three-phase Unfolding Based High Efficiency EV Charger Featuring Partial Power Operation

This paper proposes a three-phase unfolding based bidirectional electric vehicle (EV) charger with partial power processing dc-dc stage that offers high efficiency operation along with significant passive size reduction. The ac-dc stage comprises a three-level T-type neutral point clamped (TNPC) converter switched at grid frequency with inherent zero voltage switching (ZVS) capability. This leads to zero switching loss in this power conversion stage. Due to grid frequency switching, the grid filter size reduces drastically. A pulsating dc-link voltage is maintained by DAB based partial power processing stage to reduce the dc-link capacitor requirement. Another partial power processing buck-boost based third-harmonic current injection circuit is incorporated for power factor correction (PFC). The paper contains the detailed operational principles and control strategies of the proposed topology. To validate the performance, a 5 kW prototype is developed and tested, achieving a peak efficiency of 97.2%.

Authors

Institutions

Publication Details

Published
2024-09-02
DOI
https://doi.org/10.1109/ecceeurope62508.2024.10751903
Citations
2
Primary Topic
Advanced Battery Technologies Research
Type
article
Field-Weighted Citation Impact
0.41

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Bidirectional Three-phase Unfolding Based High Efficiency EV Charger Featuring Partial Power Operation

Chandrima Chatterjee, Soumya Shubhra Nag, Adnan Farooq Khan
2 citations
Advanced Battery Technologies Research
0.41
article

A Bidirectional Three-phase Unfolding Based High Efficiency EV Charger Featuring Partial Power Operation

Chandrima Chatterjee, Soumya Shubhra Nag, Adnan Farooq Khan
article en
2 citations

Abstract

This paper proposes a three-phase unfolding based bidirectional electric vehicle (EV) charger with partial power processing dc-dc stage that offers high efficiency operation along with significant passive size reduction. The ac-dc stage comprises a three-level T-type neutral point clamped (TNPC) converter switched at grid frequency with inherent zero voltage switching (ZVS) capability. This leads to zero switching loss in this power conversion stage. Due to grid frequency switching, the grid filter size reduces drastically. A pulsating dc-link voltage is maintained by DAB based partial power processing stage to reduce the dc-link capacitor requirement. Another partial power processing buck-boost based third-harmonic current injection circuit is incorporated for power factor correction (PFC). The paper contains the detailed operational principles and control strategies of the proposed topology. To validate the performance, a 5 kW prototype is developed and tested, achieving a peak efficiency of 97.2%.

Indian Institute of Technology Delhi (IN)
Central Power Research Institute
Affordable and clean energy
Openalex Percentile: Top 38%
Advanced Battery Technologies Research
0.41
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.