DNN performance optimization based on Gemmini neural network hardware accelerator

Gemmini is an open-source, full-stack DNN accelerator generator. For an DNN algorithm running on Gemmini, traditional optimizations focus on changing Gemmini's hardware configuration (e.g., changing the size of internal storage and the size of the systolic array). This work proposes an an optimization-test iteration route combining Spike simulation and FPGA simulation under the constraints of unacceptable running speed of verilator simulator and limited FPGA resources. According to this route, this work starts from two aspects of hardware optimization and algorithm optimization. The internal storage size and calculation scale of Gemmini are changed in hardware, and the convolutional layer of Resnet50 neural network algorithm is optimized in algorithm. The experimental results show that for Resnet50 DNN algorithm, Gemmini with basic configuration provides 2000x speedup compared with running on CPU. On the platform of Gemmini accelerator, the optimization of hardware configuration provides 1.59x speedup for Resnet50. On the basis of the hardware optimization, the algorithm optimization provides 1.012x speedup.

Authors

Publication Details

Published
2024-11-08
DOI
https://doi.org/10.1117/12.3049564
Primary Topic
Neural Networks and Applications
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

DNN performance optimization based on Gemmini neural network hardware accelerator

Xiaoxin Hou, Jin He, Xingjian Jing, Dongliang Zhao
Neural Networks and Applications
article

DNN performance optimization based on Gemmini neural network hardware accelerator

Xiaoxin Hou, Jin He, Xingjian Jing, Dongliang Zhao
article en

Abstract

Gemmini is an open-source, full-stack DNN accelerator generator. For an DNN algorithm running on Gemmini, traditional optimizations focus on changing Gemmini's hardware configuration (e.g., changing the size of internal storage and the size of the systolic array). This work proposes an an optimization-test iteration route combining Spike simulation and FPGA simulation under the constraints of unacceptable running speed of verilator simulator and limited FPGA resources. According to this route, this work starts from two aspects of hardware optimization and algorithm optimization. The internal storage size and calculation scale of Gemmini are changed in hardware, and the convolutional layer of Resnet50 neural network algorithm is optimized in algorithm. The experimental results show that for Resnet50 DNN algorithm, Gemmini with basic configuration provides 2000x speedup compared with running on CPU. On the platform of Gemmini accelerator, the optimization of hardware configuration provides 1.59x speedup for Resnet50. On the basis of the hardware optimization, the algorithm optimization provides 1.012x speedup.

Openalex Percentile: Top 82%
Neural Networks and Applications
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

DNN performance optimization based on Gemmini neural network hardware accelerator — Xiaoxin Hou, Jin He, et al. · (2024) | TGRS Research Map | TGRS