EQ-ViT: Algorithm-Hardware Co-Design for End-to-End Acceleration of Real-Time Vision Transformer Inference on Versal ACAP Architecture
While Vision Transformers (ViTs) have shown consistent progress in computer vision, deploying them for real-time decision-making scenarios (< 1 ms) is challenging. Current computing platforms like CPUs, GPUs, or FPGA-based solutions struggle to meet this deterministic low-latency real-time requirement, even with quantized ViT models. Some approaches use pruning or sparsity to reduce model size and latency, but this often results in accuracy loss. To address the aforementioned constraints, in this work, we propose EQ-ViT, an end-to-end acceleration framework with novel algorithm and architecture co-design features to enable real-time ViT acceleration on AMD Versal Adaptive Compute Acceleration Platform (ACAP). The contributions are four-fold. First, we perform in-depth kernel-level performance profiling & analysis and explain the bottlenecks for existing acceleration solutions on GPU, FPGA, and ACAP. Second, on the hardware level, we introduce a new spatial and heterogeneous accelerator architecture, EQ-ViT architecture. This architecture leverages the heterogeneous features of ACAP, where both FPGA and artificial intelligence engines (AIEs) coexist on the same system-on-chip (SoC). Third, On the algorithm level, we create a comprehensive quantization-aware training strategy, EQ-ViT algorithm. This strategy concurrently quantizes both weights and activations into 8-bit integers, aiming to improve accuracy rather than compromise it during quantization. Notably, the method also quantizes nonlinear functions for efficient hardware implementation. Fourth, we design EQ-ViT automation framework to implement the EQ-ViT architecture for four different ViT applications on the AMD Versal ACAP VCK190 board, achieving accuracy improvement with 2.4%, and average speedups of 315.0x, 3.39x, 3.38x, 14.92x, 59.5x, 13.1x over computing solutions of Intel Xeon 8375C vCPU, Nvidia A10G, A100, Jetson AGX Orin GPUs, and AMD ZCU102, U250 FPGAs. The energy efficiency gains are 62.2x, 15.33x, 12.82x, 13.31x, 13.5x, 21.9x.
Authors
- Yiyu Shi (ORCID: https://orcid.org/0000-0002-6788-9823)
- Yanyu Li (ORCID: https://orcid.org/0000-0003-1240-4785)
- Alex K. Jones (ORCID: https://orcid.org/0000-0001-7498-0206)
- Heng Huang (ORCID: https://orcid.org/0000-0002-3483-8333)
- Peipei Zhou (ORCID: https://orcid.org/0000-0002-0493-1844)
- Jingtong Hu (ORCID: https://orcid.org/0000-0003-4029-4034)
- Dongkuan Xu (ORCID: https://orcid.org/0000-0002-1456-9658)
- Jinming Zhuang (ORCID: https://orcid.org/0000-0003-3659-339X)
- Zhuoping Yang (ORCID: https://orcid.org/0000-0002-7655-4080)
- Peiyan Dong (ORCID: https://orcid.org/0000-0001-5287-5149)
- Yanzhi Wang (ORCID: https://orcid.org/0000-0002-3024-7990)
- Shixin Ji (ORCID: https://orcid.org/0009-0003-3429-4692)
Institutions
- University of Notre Dame (US)
- Northeastern University (US)
- North Carolina State University (US)
- University of Pittsburgh (US)
- Brown University (US)
- University of Maryland, College Park (US)
- Syracuse University (US)
Publication Details
- Journal
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Published
- 2024-11-01
- DOI
- https://doi.org/10.1109/tcad.2024.3443692
- Citations
- 20
- Primary Topic
- CCD and CMOS Imaging Sensors
- Type
- article
- Field-Weighted Citation Impact
- 4.17
Funders
- National Science Foundation
- National Institutes of Health