Predicting Work-in-Process in Semiconductor Packaging Using Neural Networks: Technical Evaluation and Future Applications

This review paper focuses on the application of neural networks in semiconductor packaging, particularly examining how the Back Propagation Neural Network (BPNN) model predicts the work-in-process (WIP) arrival rates at various stages of semiconductor packaging processes. Our study demonstrates that BPNN models effectively forecast WIP quantities at each processing step, aiding production planners in optimizing machine allocation and thus reducing product manufacturing cycles. This paper further explores the potential applications of neural networks in enhancing production efficiency, forecasting capabilities, and process optimization within the semiconductor industry. We discuss the integration of real-time data from manufacturing systems with neural network models to enable more accurate and dynamic production planning. Looking ahead, this paper outlines prospective advancements in neural network applications for semiconductor packaging, emphasizing their role in addressing the challenges of rapidly changing market demands and technological innovations. This review not only underscores the practical implementations of neural networks but also highlights future directions for leveraging these technologies to maintain competitiveness in the fast-evolving semiconductor industry.

Authors

Institutions

Publication Details

Journal
Electronics
Published
2024-10-31
DOI
https://doi.org/10.3390/electronics13214275
Citations
1
Primary Topic
Manufacturing Process and Optimization
Type
article
Field-Weighted Citation Impact
0.35
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Predicting Work-in-Process in Semiconductor Packaging Using Neural Networks: Technical Evaluation and Future Applications

Chin-Ta Wu, David C. Yen, Shing‐Han Li
1 citations
Electronics
Manufacturing Process and Optimization
0.35
article

Predicting Work-in-Process in Semiconductor Packaging Using Neural Networks: Technical Evaluation and Future Applications

Chin-Ta Wu, David C. Yen, Shing‐Han Li
article en
1 citations

Abstract

This review paper focuses on the application of neural networks in semiconductor packaging, particularly examining how the Back Propagation Neural Network (BPNN) model predicts the work-in-process (WIP) arrival rates at various stages of semiconductor packaging processes. Our study demonstrates that BPNN models effectively forecast WIP quantities at each processing step, aiding production planners in optimizing machine allocation and thus reducing product manufacturing cycles. This paper further explores the potential applications of neural networks in enhancing production efficiency, forecasting capabilities, and process optimization within the semiconductor industry. We discuss the integration of real-time data from manufacturing systems with neural network models to enable more accurate and dynamic production planning. Looking ahead, this paper outlines prospective advancements in neural network applications for semiconductor packaging, emphasizing their role in addressing the challenges of rapidly changing market demands and technological innovations. This review not only underscores the practical implementations of neural networks but also highlights future directions for leveraging these technologies to maintain competitiveness in the fast-evolving semiconductor industry.

ElectronicsVol. 13(21)
Powertech Technology (Taiwan) (TW), National Taipei University of Business (TW), Texas Southern University (US)
Industry, innovation and infrastructure
Openalex Percentile: Top 34%
Manufacturing Process and Optimization
0.35
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Predicting Work-in-Process in Semiconductor Packaging Using Neural Networks: Technical Evaluation and Future Applications — Chin-Ta Wu, David C. Yen, et al. · Electronics (2024) | TGRS Research Map | TGRS