A 20-46 GHz 28nm FD-SOI CMOS Tunable Twisted Hybrid Coupler with Cross-Coupled Capacitor Banks for 5G Applications

A 20-46 GHz quadrature twisted hybrid coupler with a high relative bandwidth of 79 % and low insertion losses is presented in this paper. The hybrid coupler uses an innovative tunable 3-bit architecture with two cross-coupled capacitor banks and offers eight operating modes, enabling it to select the desired center frequency between 22.5 and 43 GHz. The hybrid coupler achieves an insertion loss lower than 1.95 dB with a minimum of 1.05 dB at 22.5 GHz and a phase difference between its two output paths of 91 ± 5°. The circuit is implemented in a CMOS 28nm FD-SOI process and occupies 0.00458 mm<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup>.

Authors

Institutions

Publication Details

Published
2024-09-23
DOI
https://doi.org/10.23919/eumic61603.2024.10732587
Primary Topic
Radio Frequency Integrated Circuit Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A 20-46 GHz 28nm FD-SOI CMOS Tunable Twisted Hybrid Coupler with Cross-Coupled Capacitor Banks for 5G Applications

Magali De Matos, Gwennaël Diverrez, Andreia Cathelin, Éric Kerhervé
Radio Frequency Integrated Circuit Design
article

A 20-46 GHz 28nm FD-SOI CMOS Tunable Twisted Hybrid Coupler with Cross-Coupled Capacitor Banks for 5G Applications

Magali De Matos, Gwennaël Diverrez, Andreia Cathelin, Éric Kerhervé
article en

Abstract

A 20-46 GHz quadrature twisted hybrid coupler with a high relative bandwidth of 79 % and low insertion losses is presented in this paper. The hybrid coupler uses an innovative tunable 3-bit architecture with two cross-coupled capacitor banks and offers eight operating modes, enabling it to select the desired center frequency between 22.5 and 43 GHz. The hybrid coupler achieves an insertion loss lower than 1.95 dB with a minimum of 1.05 dB at 22.5 GHz and a phase difference between its two output paths of 91 ± 5°. The circuit is implemented in a CMOS 28nm FD-SOI process and occupies 0.00458 mm<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup>.

Centre National de la Recherche Scientifique (FR), Université de Bordeaux (FR), STMicroelectronics (France) (FR), Laboratoire de l'Intégration du Matériau au Système (FR), Institut Polytechnique de Bordeaux (FR)
Affordable and clean energy
Openalex Percentile: Top 83%
Radio Frequency Integrated Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.