Training-Free Parameter Extraction for Compact Device Models Using Sequential Bayesian Optimization With Adaptive Sampling
This work presents a computationally efficient approach for extracting compact model parameters with minimal training requirements. Bayesian optimization (BO) is employed in multiple stages to predict the optimum compact model parameters. Initially, the methodology is applied to the MIT virtual source model (MVS 2.0) for extremely thin silicon-on-insulator (ETSOI) devices, nanosheet FETs (NsFETs), and <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\text {MoS}_{{2}}$ </tex-math></inline-formula>-based 2-D material-based FETs (2DFETs). Subsequently, it is demonstrated on the Berkeley short-channel IGFET model (BSIM) common multigate (CMG) compact model for NsFETs. Through sequential processing, adaptive sampling, successive domain reduction, and fine-tuned objective functions, the framework achieves precise and efficient fitting of both global and local model parameters across a range of devices, all in a reduced number of iterations, irrespective of the compact model used.
Authors
- Om Maheshwari (ORCID: https://orcid.org/0000-0001-5362-3963)
- Nihar R. Mohapatra (ORCID: https://orcid.org/0000-0002-8827-5417)
- Aishwarya Singh (ORCID: https://orcid.org/0009-0008-0270-7698)
Institutions
- Indian Institute of Technology Gandhinagar (IN)
Publication Details
- Journal
- IEEE Transactions on Electron Devices
- Published
- 2024-10-25
- DOI
- https://doi.org/10.1109/ted.2024.3478177
- Citations
- 4
- Primary Topic
- Advancements in Photolithography Techniques
- Type
- article
- Field-Weighted Citation Impact
- 0.83