Innovations in Beam-Based Defect Localization Methods for Advanced 3D Interconnects

Abstract Advancements in light-induced capacitance alteration (LICA) and optical and ultrasonic beam-induced resistance change ((S)OBIRCH) methods for the localization of open, resistive, and leakage failures in 3D integration technologies are reported. Additionally, a novel sample preparation approach is introduced to improve imaging resolution for optical fault isolation methods. This approach involves re-routing probe pads using a low-profile redistribution layer, realized by conductive inkjet printing, enabling the use of short-working-distance and liquid immersion objectives while probing from the same side of the chip.

Authors

Institutions

Publication Details

Journal
Proceedings - International Symposium for Testing and Failure Analysis
Published
2024-10-23
DOI
https://doi.org/10.31399/asm.cp.istfa2024p0231
Primary Topic
Integrated Circuits and Semiconductor Failure Analysis
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Innovations in Beam-Based Defect Localization Methods for Advanced 3D Interconnects

Toru Matsumoto, Hirotoshi Terada, Kristof J. P. Jacobs, Eric Beyne et al.
Proceedings - International Symposium for Testing and Failure Analysis
Integrated Circuits and Semiconductor Failure Analysis
article

Innovations in Beam-Based Defect Localization Methods for Advanced 3D Interconnects

Toru Matsumoto, Hirotoshi Terada, Kristof J. P. Jacobs, Eric Beyne, Shigeru Tominaga
article en

Abstract

Abstract Advancements in light-induced capacitance alteration (LICA) and optical and ultrasonic beam-induced resistance change ((S)OBIRCH) methods for the localization of open, resistive, and leakage failures in 3D integration technologies are reported. Additionally, a novel sample preparation approach is introduced to improve imaging resolution for optical fault isolation methods. This approach involves re-routing probe pads using a low-profile redistribution layer, realized by conductive inkjet printing, enabling the use of short-working-distance and liquid immersion objectives while probing from the same side of the chip.

Proceedings - International Symposium for Testing and Failure AnalysisVol. 84918
Hamamatsu Photonics (Japan) (JP), IMEC (BE)
Openalex Percentile: Top 84%
Integrated Circuits and Semiconductor Failure Analysis
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.