Localization of Subtle Front-End FinFET Defects Using EBIC

Abstract We demonstrate the effectiveness of combining top-down and cross-sectional electron beam induced current (EBIC) imaging with SEM nanoprobe analysis to identify subtle front-end defects in advanced FinFET technology. Our approach successfully localized a novel fin nanocrack defect that had previously eluded detection through conventional TEM imaging. This systematic resistive pMOS failure, observable only in memory arrays at 150°C, exemplifies the power of EBIC as an alternative to scanning capacitance microscopy for detecting dopant anomalies and subtle defects. The sample preparation and EBIC methodologies presented here are broadly applicable across CMOS technologies, offering a versatile approach to defect analysis.

Authors

Publication Details

Journal
Proceedings - International Symposium for Testing and Failure Analysis
Published
2024-10-23
DOI
https://doi.org/10.31399/asm.cp.istfa2024p0205
Citations
1
Primary Topic
Integrated Circuits and Semiconductor Failure Analysis
Type
article
Field-Weighted Citation Impact
0.21
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Localization of Subtle Front-End FinFET Defects Using EBIC

Khiem Ly, K. A. Serrels, Jacob Levenson, Eun-Hyeong Yi et al.
1 citations
Proceedings - International Symposium for Testing and Failure Analysis
Integrated Circuits and Semiconductor Failure Analysis
0.21
article

Localization of Subtle Front-End FinFET Defects Using EBIC

Khiem Ly, K. A. Serrels, Jacob Levenson, Eun-Hyeong Yi, Tony Chrastecky, Sam Subramanian, N S Pronin, Kris Dickson
article en
1 citations

Abstract

Abstract We demonstrate the effectiveness of combining top-down and cross-sectional electron beam induced current (EBIC) imaging with SEM nanoprobe analysis to identify subtle front-end defects in advanced FinFET technology. Our approach successfully localized a novel fin nanocrack defect that had previously eluded detection through conventional TEM imaging. This systematic resistive pMOS failure, observable only in memory arrays at 150°C, exemplifies the power of EBIC as an alternative to scanning capacitance microscopy for detecting dopant anomalies and subtle defects. The sample preparation and EBIC methodologies presented here are broadly applicable across CMOS technologies, offering a versatile approach to defect analysis.

Proceedings - International Symposium for Testing and Failure AnalysisVol. 84918
Openalex Percentile: Top 47%
Integrated Circuits and Semiconductor Failure Analysis
0.21
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.