A 6.4-to-16.1GHz Hybrid Parallel-Series Resonator Mode-Switching Oscillator with 206.6dBc/Hz FoM<sub>T</sub> at 1MHz Offset in 40nm CMOS

This paper presents an octave tuning range and low phase noise multi-core voltage-controlled oscillator using a compact hybrid parallel-series resonator. By reconfiguring operating mode of the resonator, the equivalent inductance and capacitance can be changed to synthesize three distinct frequency modes, while high resonator impedance and the constructive coupling suppresses phase noise. Meanwhile, the proposed hybrid parallel-series resonator retains the benefits of small area of the series resonators. The proposed oscillator is implemented in 40 nm CMOS, displays an 86.2% tuning range from 6.4 to 16.1 GHz and a state-of-the-art peak figure-of-merit-tuning $\left(\mathrm{FoM}_{\mathrm{T}}\right)$ of $206.6 \mathrm{dBc} / \mathrm{Hz}$. The chip consumes 5.5 to 17.5 mW power and occupies only $0.17 \mathrm{~mm}^{2}$.

Authors

Institutions

Publication Details

Published
2024-09-09
DOI
https://doi.org/10.1109/esserc62670.2024.10719465
Primary Topic
Radio Frequency Integrated Circuit Design
Type
article
Field-Weighted Citation Impact
0.00

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A 6.4-to-16.1GHz Hybrid Parallel-Series Resonator Mode-Switching Oscillator with 206.6dBc/Hz FoMT at 1MHz Offset in 40nm CMOS

Yiqi Zhuang, Xunying Zhang, Yuanyuan Cui, Zhen Li et al.
Radio Frequency Integrated Circuit Design
article

A 6.4-to-16.1GHz Hybrid Parallel-Series Resonator Mode-Switching Oscillator with 206.6dBc/Hz FoMT at 1MHz Offset in 40nm CMOS

Yiqi Zhuang, Xunying Zhang, Yuanyuan Cui, Zhen Li, Xiaodong Zhao, Xing Quan
article en

Abstract

This paper presents an octave tuning range and low phase noise multi-core voltage-controlled oscillator using a compact hybrid parallel-series resonator. By reconfiguring operating mode of the resonator, the equivalent inductance and capacitance can be changed to synthesize three distinct frequency modes, while high resonator impedance and the constructive coupling suppresses phase noise. Meanwhile, the proposed hybrid parallel-series resonator retains the benefits of small area of the series resonators. The proposed oscillator is implemented in 40 nm CMOS, displays an 86.2% tuning range from 6.4 to 16.1 GHz and a state-of-the-art peak figure-of-merit-tuning $\left(\mathrm{FoM}_{\mathrm{T}}\right)$ of $206.6 \mathrm{dBc} / \mathrm{Hz}$. The chip consumes 5.5 to 17.5 mW power and occupies only $0.17 \mathrm{~mm}^{2}$.

Xidian University (CN), Northwestern Polytechnical University (CN)
National Natural Science Foundation of China, China Postdoctoral Science Foundation, Fundamental Research Funds for the Central Universities
Affordable and clean energy
Openalex Percentile: Top 84%
Radio Frequency Integrated Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A 6.4-to-16.1GHz Hybrid Parallel-Series Resonator Mode-Switching Oscillator with 206.6dBc/Hz FoM<sub>T</sub> at 1MHz Offset in 40nm CMOS — Yiqi Zhuang, Xunying Zhang, et al. · (2024) | TGRS Research Map | TGRS