A 22 nm Floating-Point ReRAM Compute-in-Memory Macro Using Residue-Shared ADC for AI Edge Device
Artificial intelligence (AI) edge devices increasingly require the enhanced accuracy of floating-point (FP) multiply-and-accumulate (MAC) operations as well as nonvolatile on-chip memory to minimize the movement of weight data in power-off mode. Designing non-volatile compute-in-memory (nvCIM) macros for FP operations imposes several challenges, including: 1) a tradeoff between inference accuracy and weight bit-width following pre-alignment; 2) long computing latency and high energy consumption; 3) large cell array current during computation; and 4) high multi-bit readout energy consumption. In this study, we devised four schemes to address these issues, including: 1) a kernel-wise weight pre-alignment (K-WPA); 2) a rescheduled multi-bit input compression (RS-MIC); 3) HRS-favored dual-sign-bit (HF-DSB); and 4) residue-shared analog-to-digital converter (RS-ADC). A 16 Mb resistive random access memory (ReRAM) nvCIM macro fabricated for FP operations using foundry-provided ReRAM (22 nm CMOS technology) achieved an efficiency of 34.2 TFLOPS/W under BF16-input, BF16-weight, and FP32-output and 31.4 TFLOPS/W under FP16-input, FP16-weight, and FP32-output.
Authors
- Ren-Shuo Liu (ORCID: https://orcid.org/0000-0002-5311-4955)
- Hung-Hsi Hsu (ORCID: https://orcid.org/0009-0007-3511-5333)
- Meng‐Fan Chang (ORCID: https://orcid.org/0000-0001-6905-6350)
- Chung‐Chuan Lo (ORCID: https://orcid.org/0000-0001-7737-7250)
- Ashwin Sanjay Lele
- Kea‐Tiong Tang (ORCID: https://orcid.org/0000-0002-9689-1236)
- Wei-Hsing Huang (ORCID: https://orcid.org/0009-0008-2405-2936)
- Chih-Cheng Hsieh (ORCID: https://orcid.org/0000-0003-4070-5059)
- Shih-Hsin Teng
- Wei‐Ting Hsu (ORCID: https://orcid.org/0000-0001-8064-4989)
- Chung-Cheng Chou (ORCID: https://orcid.org/0009-0002-9279-4639)
- Ping-Sheng Wu (ORCID: https://orcid.org/0009-0007-7825-9599)
- Win-San Khwa (ORCID: https://orcid.org/0000-0002-6283-3564)
- Tai-Hao Wen (ORCID: https://orcid.org/0000-0002-0692-1084)
- Bo Zhang (ORCID: https://orcid.org/0000-0002-8119-5000)
- Yu‐Chen Chang (ORCID: https://orcid.org/0000-0002-7159-7794)
- Hua-Jin Wen
- Zhao-En Ke
- Yu-Der Chih
- Yu-Hsiang Chin
- Tsung-Yung Jonathan Chang (ORCID: https://orcid.org/0009-0007-6505-5474)
Institutions
- Georgia Institute of Technology (US)
- Taiwan Semiconductor Manufacturing Company (United States) (US)
- National Tsing Hua University (TW)
- Taiwan Semiconductor Manufacturing Company (Taiwan) (TW)
Publication Details
- Journal
- IEEE Journal of Solid-State Circuits
- Published
- 2024-10-22
- DOI
- https://doi.org/10.1109/jssc.2024.3470211
- Citations
- 13
- Primary Topic
- Advanced Memory and Neural Computing
- Type
- article
- Field-Weighted Citation Impact
- 2.71