Overcoming Local Distribution Limits in the SNC Process in a 10-nm Node DRAM by Applying a Multilayer Contact

Due to the rapidly shrinking size of the dynamic random access memory (DRAM) cell, mitigating the characteristic degradation caused by the local distribution of the contact size is becoming a greater challenge. The size of the DRAM storage node contact (SNC) determines the amount of phosphorus (P) dopant that diffuses into the active region. Smaller contact size limits the out-diffusion of P dopant and increases the SNC resistance (<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${R}_{\text {SNC}}$ </tex-math></inline-formula>) and overlap resistance (<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${R}_{\text {OV}}$ </tex-math></inline-formula>). This results in characteristic degradation of the last data into row precharge time (tRDL). For larger contact sizes, the out-diffusion of P dopant expands to increase the gate-induced drain leakage (GIDL) and decrease the retention time (tRET). To address this tradeoff issue, we propose a multilayer contact design using a combination of high and low P concentrations, where the doping concentration changes as a function of SNC size. We used atom probe tomography (APT), electrical test (ET) on test element groups (TEGs), and electrical die sorting (EDS) to analyze the correct formation and characteristic performance improvements of the proposed structures. Using the proposed design structure, the tRET and tRDL characteristics improved by 3.9% and 34.7%, respectively.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Electron Devices
Published
2024-10-17
DOI
https://doi.org/10.1109/ted.2024.3474609
Citations
2
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
0.42
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Overcoming Local Distribution Limits in the SNC Process in a 10-nm Node DRAM by Applying a Multilayer Contact

Seungwan Jang, SoYoung Kim
2 citations
IEEE Transactions on Electron Devices
Advancements in Semiconductor Devices and Circuit Design
0.42
article

Overcoming Local Distribution Limits in the SNC Process in a 10-nm Node DRAM by Applying a Multilayer Contact

Seungwan Jang, SoYoung Kim
article en
2 citations

Abstract

Due to the rapidly shrinking size of the dynamic random access memory (DRAM) cell, mitigating the characteristic degradation caused by the local distribution of the contact size is becoming a greater challenge. The size of the DRAM storage node contact (SNC) determines the amount of phosphorus (P) dopant that diffuses into the active region. Smaller contact size limits the out-diffusion of P dopant and increases the SNC resistance (<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${R}_{\text {SNC}}$ </tex-math></inline-formula>) and overlap resistance (<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${R}_{\text {OV}}$ </tex-math></inline-formula>). This results in characteristic degradation of the last data into row precharge time (tRDL). For larger contact sizes, the out-diffusion of P dopant expands to increase the gate-induced drain leakage (GIDL) and decrease the retention time (tRET). To address this tradeoff issue, we propose a multilayer contact design using a combination of high and low P concentrations, where the doping concentration changes as a function of SNC size. We used atom probe tomography (APT), electrical test (ET) on test element groups (TEGs), and electrical die sorting (EDS) to analyze the correct formation and characteristic performance improvements of the proposed structures. Using the proposed design structure, the tRET and tRDL characteristics improved by 3.9% and 34.7%, respectively.

IEEE Transactions on Electron DevicesVol. 71(12)
Sungkyunkwan University (KR)
Affordable and clean energy
Openalex Percentile: Top 37%
Advancements in Semiconductor Devices and Circuit Design
0.42
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Overcoming Local Distribution Limits in the SNC Process in a 10-nm Node DRAM by Applying a Multilayer Contact — Seungwan Jang, SoYoung Kim · IEEE Transactions on Electron Devices (2024) | TGRS Research Map | TGRS