SmartHeaP- A High-Level Programmable and Customized Hearing Aid System on Chip Integrated in a Research Hearing Aid Prototype

Hearing loss is one of the most common sensory deficiencies. Hearing aids with adaptable personalized signal processing can further enhance the social lives of those affected. To investigate the degree of possible improvements, high-level programmable, low-power, and portable behind-the-ear (BTE) research platforms are needed to conduct studies in the real world and not just in the laboratory. However, as the hearing aid market is very restrictive and, to the best of our knowledge, no research platforms in BTE size are available, this paper presents a fully embedded hearing aid prototype in a BTE form factor as one of the contributions. The device integrates wireless interfaces such as Bluetooth Low Energy (BLE) and Near Field Magnetic Induction (NFMI). Despite its small size and weight of only 5 grams, it can be used for studies lasting up to nine hours with state-of-the-art hearing algorithms. As a key component to achieve this low power consumption while executing these computationally demanding algorithms, this paper presents a newly designed Smart Hearing Aid Processor (SmartHeaP) System on Chip (SoC). It is a mixed-signal and application-specific integrated circuit (ASIC) with an adaptive body bias (ABB) unit fabricated in 22nm fully-depleted silicon-on-insulator (FD-SOI) technology. Furthermore, the SoC integrates two application-specific instruction set processors (ASIPs) designed using virtual prototyping approaches. The SoC is high-level programmable and tailored to hearing aid applications, capable of running, e.g., a binaural beamformer with a power consumption of 1.45 mW $\boldsymbol{@}$ 5 MHz.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Biomedical Circuits and Systems
Published
2024-10-16
DOI
https://doi.org/10.1109/tbcas.2024.3481044
Citations
1
Primary Topic
Hearing Loss and Rehabilitation
Type
article
Field-Weighted Citation Impact
0.34
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

SmartHeaP- A High-Level Programmable and Customized Hearing Aid System on Chip Integrated in a Research Hearing Aid Prototype

Sven Schönewald, Jens Karrenbauer, Claudia Kretzschmar, Kamil Adiloğlu et al.
1 citations
IEEE Transactions on Biomedical Circuits and Systems
Hearing Loss and Rehabilitation
0.34
article

SmartHeaP- A High-Level Programmable and Customized Hearing Aid System on Chip Integrated in a Research Hearing Aid Prototype

Sven Schönewald, Jens Karrenbauer, Claudia Kretzschmar, Kamil Adiloğlu, Jens Benndorf, Holger Blume, Tobias Bruns, Hans-Martin Bluethgen, Meinolf Blawat, Simon Klein, Frederik Kautz
article en
1 citations

Abstract

Hearing loss is one of the most common sensory deficiencies. Hearing aids with adaptable personalized signal processing can further enhance the social lives of those affected. To investigate the degree of possible improvements, high-level programmable, low-power, and portable behind-the-ear (BTE) research platforms are needed to conduct studies in the real world and not just in the laboratory. However, as the hearing aid market is very restrictive and, to the best of our knowledge, no research platforms in BTE size are available, this paper presents a fully embedded hearing aid prototype in a BTE form factor as one of the contributions. The device integrates wireless interfaces such as Bluetooth Low Energy (BLE) and Near Field Magnetic Induction (NFMI). Despite its small size and weight of only 5 grams, it can be used for studies lasting up to nine hours with state-of-the-art hearing algorithms. As a key component to achieve this low power consumption while executing these computationally demanding algorithms, this paper presents a newly designed Smart Hearing Aid Processor (SmartHeaP) System on Chip (SoC). It is a mixed-signal and application-specific integrated circuit (ASIC) with an adaptive body bias (ABB) unit fabricated in 22nm fully-depleted silicon-on-insulator (FD-SOI) technology. Furthermore, the SoC integrates two application-specific instruction set processors (ASIPs) designed using virtual prototyping approaches. The SoC is high-level programmable and tailored to hearing aid applications, capable of running, e.g., a binaural beamformer with a power consumption of 1.45 mW $\boldsymbol{@}$ 5 MHz.

IEEE Transactions on Biomedical Circuits and SystemsVol. 19(3)
Leibniz University Hannover (DE), Carl von Ossietzky Universität Oldenburg (DE), Cadence Design Systems (Germany) (DE), Klinikum Oldenburg (DE), Fraunhofer Institute for Digital Media Technology (DE), GlobalFoundries (Germany) (DE)
Openalex Percentile: Top 40%
Hearing Loss and Rehabilitation
0.34
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.