Impact of JL structure on analog/RF parameters and 6 T SRAM memory circuits of GNRFETs

Abstract The primary challenge in shrinking transistors is maintaining narrow source/drain (S/D) junctions with sharp doping gradients, necessitating advanced S/D and channel engineering techniques. The junctionless (JL) transistor design eliminates the need for junctions and doping gradients, simplifying manufacturing. This study uses process simulations to explore the impact of the JL configuration on the analog and radio frequency (RF) performance of double-gate (DG) graphene nanoribbon field-effect transistors (GNRFETs). The findings show that JL DG GNRFETs slightly outperform conventional DG GNRFETs, with a 15% increase in transconductance (g m ) and a 10.3% higher cut-off frequency (f T ). Additionally, the JL device exhibits a 16.2% higher gain-frequency product (GFP). The investigation employs self-consistent atomistic simulations within the non-equilibrium Green’s function (NEGF) framework, solving the Schrödinger equation under ballistic conditions. A high-performance hybrid 6 T static random-access memory (SRAM) is included to assess circuit-level variations and performance improvements.

Authors

Institutions

Publication Details

Journal
Physica Scripta
Published
2024-10-10
DOI
https://doi.org/10.1088/1402-4896/ad85a3
Citations
1
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
0.21
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Impact of JL structure on analog/RF parameters and 6 T SRAM memory circuits of GNRFETs

Md Akram Ahmad, Bhubon Chandra Mech
1 citations
Physica Scripta
Advancements in Semiconductor Devices and Circuit Design
0.21
article

Impact of JL structure on analog/RF parameters and 6 T SRAM memory circuits of GNRFETs

Md Akram Ahmad, Bhubon Chandra Mech
article en
1 citations

Abstract

Abstract The primary challenge in shrinking transistors is maintaining narrow source/drain (S/D) junctions with sharp doping gradients, necessitating advanced S/D and channel engineering techniques. The junctionless (JL) transistor design eliminates the need for junctions and doping gradients, simplifying manufacturing. This study uses process simulations to explore the impact of the JL configuration on the analog and radio frequency (RF) performance of double-gate (DG) graphene nanoribbon field-effect transistors (GNRFETs). The findings show that JL DG GNRFETs slightly outperform conventional DG GNRFETs, with a 15% increase in transconductance (g m ) and a 10.3% higher cut-off frequency (f T ). Additionally, the JL device exhibits a 16.2% higher gain-frequency product (GFP). The investigation employs self-consistent atomistic simulations within the non-equilibrium Green’s function (NEGF) framework, solving the Schrödinger equation under ballistic conditions. A high-performance hybrid 6 T static random-access memory (SRAM) is included to assess circuit-level variations and performance improvements.

Physica ScriptaVol. 99(11)
Defence Institute of Advanced Technology (IN), Presidency University (IN), Indian Institute of Technology Dhanbad (IN)
Affordable and clean energy
Openalex Percentile: Top 47%
Advancements in Semiconductor Devices and Circuit Design
0.21
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.