Dynamic Characterization of Proposed SRAM Cell at 16nm Technology

The paper offers an in-depth analysis and design assessment of SRAM cells, focusing on important performance indicators. The article starts off with a summary of memory types, emphasizing the importance of SRAM in a variety of applications. The paper investigates the merits and demerits of multiple SRAM cell topologies for 16nm technology. In order to assess the suggested 9T cell against other SRAM designs that are currently in use, its power delay product, power consumption, and overall delay have all been examined. The results of the simulation show that although the 9T SRAM cell's delay is noticeably less, it consumes more power than other alternative technologies. In a comparison analysis, the performance of the proposed 9T SRAM cell is compared with that of 6T, 7T, and 10T SRAM cells at 16nm technology.

Authors

Institutions

Publication Details

Published
2024-08-08
DOI
https://doi.org/10.1109/icecsp61809.2024.10698273
Primary Topic
VLSI and Analog Circuit Testing
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Dynamic Characterization of Proposed SRAM Cell at 16nm Technology

Gaurav Dhiman, Gurjinder Singh, Shreshth Shrivastava, A. N. Shukla et al.
VLSI and Analog Circuit Testing
article

Dynamic Characterization of Proposed SRAM Cell at 16nm Technology

Gaurav Dhiman, Gurjinder Singh, Shreshth Shrivastava, A. N. Shukla, Sanaskar Saran
article en

Abstract

The paper offers an in-depth analysis and design assessment of SRAM cells, focusing on important performance indicators. The article starts off with a summary of memory types, emphasizing the importance of SRAM in a variety of applications. The paper investigates the merits and demerits of multiple SRAM cell topologies for 16nm technology. In order to assess the suggested 9T cell against other SRAM designs that are currently in use, its power delay product, power consumption, and overall delay have all been examined. The results of the simulation show that although the 9T SRAM cell's delay is noticeably less, it consumes more power than other alternative technologies. In a comparison analysis, the performance of the proposed 9T SRAM cell is compared with that of 6T, 7T, and 10T SRAM cells at 16nm technology.

Dehradun Institute of Technology University (IN)
Affordable and clean energy
Openalex Percentile: Top 82%
VLSI and Analog Circuit Testing
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Dynamic Characterization of Proposed SRAM Cell at 16nm Technology — Gaurav Dhiman, Gurjinder Singh, et al. · (2024) | TGRS Research Map | TGRS