Paving the Way for Pass Disturb-Free Vertical NAND Storage via a Dedicated and String-Compatible Pass Gate

In this work, we propose a dual-port cell design to address the pass disturbance in vertical NAND storage, which can pass signals through a dedicated and string-compatible pass gate. We demonstrate that (i) the pass disturb-free feature originates from weakening of the depolarization field by the pass bias at the high-<i>V</i><sub>TH</sub> (HVT) state and the screening of the applied field by the channel at the low-<i>V</i><sub>TH</sub> (LVT) state; (ii) combined simulations and experimental demonstrations of dual-port design verify the disturb-free operation in a NAND string, overcoming a key challenge in single-port designs; (iii) the proposed design can be incorporated into a highly scaled vertical NAND FeFET string, and the pass gate can be incorporated into the existing three-dimensional (3D) NAND with the negligible overhead of the pass gate interconnection through a global bottom pass gate contact in the substrate.

Authors

Institutions

Publication Details

Journal
ACS Applied Materials & Interfaces
Published
2024-10-07
DOI
https://doi.org/10.1021/acsami.4c08190
Citations
1
Primary Topic
Ferroelectric and Negative Capacitance Devices
Type
article
Field-Weighted Citation Impact
0.21

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Paving the Way for Pass Disturb-Free Vertical NAND Storage via a Dedicated and String-Compatible Pass Gate

Kijoon Kim, Zhouhang Jiang, Halid Mulaosmanovic, Daewon Ha et al.
1 citations
ACS Applied Materials & Interfaces
Ferroelectric and Negative Capacitance Devices
0.21
article

Paving the Way for Pass Disturb-Free Vertical NAND Storage via a Dedicated and String-Compatible Pass Gate

Kijoon Kim, Zhouhang Jiang, Halid Mulaosmanovic, Daewon Ha, Sharadindu Gopal Kirtania, Shan Deng, Steven Soss, Stefan Duenkel, Suman Datta, Scott Meninger, Yi Xiao, Zijian Zhao, Shimeng Yu, Dominik Kleimaier, Khandker Akif Aabrar, Wanki Kim, Suhwan Lim, Sola Woo, Mohamed Mohamed, Rajiv Joshi, Vijaykrishnan Narayanan, Jongho Woo, Kai Ni, Sven Beyer, Kwangsoo Kim
article en
1 citations

Abstract

In this work, we propose a dual-port cell design to address the pass disturbance in vertical NAND storage, which can pass signals through a dedicated and string-compatible pass gate. We demonstrate that (i) the pass disturb-free feature originates from weakening of the depolarization field by the pass bias at the high-<i>V</i><sub>TH</sub> (HVT) state and the screening of the applied field by the channel at the low-<i>V</i><sub>TH</sub> (LVT) state; (ii) combined simulations and experimental demonstrations of dual-port design verify the disturb-free operation in a NAND string, overcoming a key challenge in single-port designs; (iii) the proposed design can be incorporated into a highly scaled vertical NAND FeFET string, and the pass gate can be incorporated into the existing three-dimensional (3D) NAND with the negligible overhead of the pass gate interconnection through a global bottom pass gate contact in the substrate.

ACS Applied Materials & InterfacesVol. 16(41)
University of Notre Dame (US), Georgia Institute of Technology (US), Pennsylvania State University (US), Samsung (South Korea) (KR), IBM Research - Thomas J. Watson Research Center (US), MIT Lincoln Laboratory (US), GlobalFoundries (Germany) (DE)
Bundesministerium für Wirtschaft und Technologie, Freistaat Sachsen, Defense Advanced Research Projects Agency, U.S. Air Force, Division of Computing and Communication Foundations
Openalex Percentile: Top 47%
Ferroelectric and Negative Capacitance Devices
0.21
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.