A Monolithic, 10.5 W/mm<sup>2</sup>, 600 MHz Top-Metal and C4 Planar Spiral Inductor-Based Integrated Buck Voltage Regulator on 16 nm Class

A monolithic buck voltage regulator (VR) built with top-metal and industry-first C4 planar spiral inductors demonstrates 2.5 times higher power density than prior art, providing efficient alternative to low-dropout linear regulators (LDOs) powering disaggregated digital, IO and PHY IPs. The 1.1 V single-stack power stage, DPWM delay-line, self-triggered windowed-flash ADC, and fully digital and reconfigurable controller are designed for high frequency, delivering 10.5 W/mm2 at 600 MHz, with 0.35–0.85 V operating range and 18%–25% improvement in efficiency over an ideal LDO.

Authors

Institutions

Publication Details

Journal
IEEE Journal of Solid-State Circuits
Published
2024-10-03
DOI
https://doi.org/10.1109/jssc.2024.3464448
Citations
2
Primary Topic
Silicon Carbide Semiconductor Technologies
Type
article
Field-Weighted Citation Impact
0.42
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Monolithic, 10.5 W/mm2, 600 MHz Top-Metal and C4 Planar Spiral Inductor-Based Integrated Buck Voltage Regulator on 16 nm Class

Nachiket Desai, Kaladhar Radhakrishnan, Harish K. Krishnamurthy, Xiaosen Liu et al.
2 citations
IEEE Journal of Solid-State Circuits
Silicon Carbide Semiconductor Technologies
0.42
article

A Monolithic, 10.5 W/mm2, 600 MHz Top-Metal and C4 Planar Spiral Inductor-Based Integrated Buck Voltage Regulator on 16 nm Class

Nachiket Desai, Kaladhar Radhakrishnan, Harish K. Krishnamurthy, Xiaosen Liu, Sheldon Weng, Krishnan Ravichandran, Anne Augustine, James Tschanz, Vivek De, Suhwan Kim, Trương Thu Hương, Jingshu Yu, Zakir K. Ahmed, Phong D. Bach
article en
2 citations

Abstract

A monolithic buck voltage regulator (VR) built with top-metal and industry-first C4 planar spiral inductors demonstrates 2.5 times higher power density than prior art, providing efficient alternative to low-dropout linear regulators (LDOs) powering disaggregated digital, IO and PHY IPs. The 1.1 V single-stack power stage, DPWM delay-line, self-triggered windowed-flash ADC, and fully digital and reconfigurable controller are designed for high frequency, delivering 10.5 W/mm2 at 600 MHz, with 0.35–0.85 V operating range and 18%–25% improvement in efficiency over an ideal LDO.

IEEE Journal of Solid-State CircuitsVol. 60(1)
Intel (United States) (US)
Affordable and clean energy
Openalex Percentile: Top 38%
Silicon Carbide Semiconductor Technologies
0.42
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.