Performance Enhancing of Single-Phase Voltage Source Inverter Through Average-Based Pulse Delay Time Compensation

The effectiveness of a Voltage Source Inverter (VSI) operating in a single-phase configuration controlled using Pulse Width Modulation (PWM) depends on multiple factors, particularly a special attention given to the Delay Time (DT) linked to the switching of power devices within the same arm.The ramifications of DT in a single-phase VSI have notable effects on output quality, harmonic content, and transient responsiveness.In this paper, a DT compensator is implemented for a single-phase VSI using the Average Based Pulse Compensation (ABPC) method.This technique adjusts switching instant to counteract the effects of DT and mitigate voltage distortions, reduce harmonic content, and enhance waveform quality.Simulations and validations are performed using MAT-LAB/Simulink to evaluate compensator performance under different operating conditions.The compensator design is implemented in hardware through the utilization of an FPGA SPARTAN 6 XC6SLX9 controller, tasked with generating a PWM pulse.The quality of ouput voltage and current has been improved by ABP compensation and the THD is reduced by 20%.Additionally, a laboratory testing phase is conducted to assess the performance of the proposed method, involving the validation of a prototype for a single-phase PWM inverter.

Authors

Publication Details

Journal
Advances in Electrical and Electronic Engineering
Published
2024-09-30
DOI
https://doi.org/10.15598/aeee.v22i3.5754
Citations
2
Primary Topic
Multilevel Inverters and Converters
Type
article
Field-Weighted Citation Impact
0.42
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Performance Enhancing of Single-Phase Voltage Source Inverter Through Average-Based Pulse Delay Time Compensation

R Narayanamoorthi, R K Pongiannan, J. A. Franklin
2 citations
Advances in Electrical and Electronic Engineering
Multilevel Inverters and Converters
0.42
article

Performance Enhancing of Single-Phase Voltage Source Inverter Through Average-Based Pulse Delay Time Compensation

R Narayanamoorthi, R K Pongiannan, J. A. Franklin
article en
2 citations

Abstract

The effectiveness of a Voltage Source Inverter (VSI) operating in a single-phase configuration controlled using Pulse Width Modulation (PWM) depends on multiple factors, particularly a special attention given to the Delay Time (DT) linked to the switching of power devices within the same arm.The ramifications of DT in a single-phase VSI have notable effects on output quality, harmonic content, and transient responsiveness.In this paper, a DT compensator is implemented for a single-phase VSI using the Average Based Pulse Compensation (ABPC) method.This technique adjusts switching instant to counteract the effects of DT and mitigate voltage distortions, reduce harmonic content, and enhance waveform quality.Simulations and validations are performed using MAT-LAB/Simulink to evaluate compensator performance under different operating conditions.The compensator design is implemented in hardware through the utilization of an FPGA SPARTAN 6 XC6SLX9 controller, tasked with generating a PWM pulse.The quality of ouput voltage and current has been improved by ABP compensation and the THD is reduced by 20%.Additionally, a laboratory testing phase is conducted to assess the performance of the proposed method, involving the validation of a prototype for a single-phase PWM inverter.

Advances in Electrical and Electronic EngineeringVol. 22(3)
Affordable and clean energy
Openalex Percentile: Top 38%
Multilevel Inverters and Converters
0.42
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.