Source/Drain Epitaxy for Nanosheet-Based CFET Devices

This work reports the progress in source/drain (S/D) epitaxy development for nanosheet-based monolithic complementary field effect transistors (mCFET). S/D processes which were set-up for bulk finFET devices can be easily transferred to mCFET devices. Owing to the complicated integration and small dimensions of the highly scaled structures however, more attention is required for the pre-epi cleaning of the exposed channel interfaces and for the additional defectivity that arises from the merging of individual epitaxial growth fronts. Low-temperature epi processes can be structurally integrated in mCFET devices, to further reduce the transistor access resistance components and comply with thermal budget limitations.

Authors

Publication Details

Journal
ECS Transactions
Published
2024-09-27
DOI
https://doi.org/10.1149/11402.0029ecst
Citations
7
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
1.46

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Source/Drain Epitaxy for Nanosheet-Based CFET Devices

J. Geypen, Olivier Richard, Rami Khazaka, Roger Loo et al.
7 citations
ECS Transactions
Advancements in Semiconductor Devices and Circuit Design
1.46
article

Source/Drain Epitaxy for Nanosheet-Based CFET Devices

J. Geypen, Olivier Richard, Rami Khazaka, Roger Loo, Clément Porret, S. Biesemans, Hans Mertens, Erik Rosseel, Jishnu Ganguly, Brendan Marozas, Ritam Sarkar, Naoto Horiguchi, Camila Cavalcante, S. Demuynck, Thomas Dursap, R. Langer, Daniel Casey, Lucas Petersen Barbosa Lima
article en
7 citations

Abstract

This work reports the progress in source/drain (S/D) epitaxy development for nanosheet-based monolithic complementary field effect transistors (mCFET). S/D processes which were set-up for bulk finFET devices can be easily transferred to mCFET devices. Owing to the complicated integration and small dimensions of the highly scaled structures however, more attention is required for the pre-epi cleaning of the exposed channel interfaces and for the additional defectivity that arises from the merging of individual epitaxial growth fronts. Low-temperature epi processes can be structurally integrated in mCFET devices, to further reduce the transistor access resistance components and comply with thermal budget limitations.

ECS TransactionsVol. 114(2)
Agentschap Innoveren en Ondernemen, European Commission, Electronic Components and Systems for European Leadership
Openalex Percentile: Top 18%
Advancements in Semiconductor Devices and Circuit Design
1.46
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.