A Wide-Tuning PLL With SET-Tolerant Quadrature Ring VCO for Serial Rapid I/O

This article presents a single-event transient (SET) tolerant phase-locked loops (PLLs) with a wide-tuning-range source-feedforward ring voltage-controlled oscillator (SFRVCO), suitable for serial rapid I/O (SRIO). The analysis of impulse sensitivity function (ISF) shows that the proposed oscillator has lower phase noise, and its tuning range reaches 0.9–6.6 GHz under the control of adjustable current source with high power supply rejection ratio (PSRR), which also exhibits better SET tolerance. Implemented in a 28-nm CMOS process, the proposed SFRVCO achieves a phase noise of −96.7 dBc/Hz at 1-MHz offset from a 2.5-GHz carrier, occupying a core area of 0.0008 mm2. Laser experiments indicate an irradiation threshold of 600 pJ.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Nuclear Science
Published
2024-09-16
DOI
https://doi.org/10.1109/tns.2024.3461964
Citations
3
Primary Topic
Advancements in PLL and VCO Technologies
Type
article
Field-Weighted Citation Impact
0.63

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Wide-Tuning PLL With SET-Tolerant Quadrature Ring VCO for Serial Rapid I/O

Jingtian Liu, Bin Liang, Hengzhou Yuan, Sang Hao et al.
3 citations
IEEE Transactions on Nuclear Science
Advancements in PLL and VCO Technologies
0.63
article

A Wide-Tuning PLL With SET-Tolerant Quadrature Ring VCO for Serial Rapid I/O

Jingtian Liu, Bin Liang, Hengzhou Yuan, Sang Hao, Sheng Liu, Xiaowen Chen, Weixia Xu, Yang Guo
article en
3 citations

Abstract

This article presents a single-event transient (SET) tolerant phase-locked loops (PLLs) with a wide-tuning-range source-feedforward ring voltage-controlled oscillator (SFRVCO), suitable for serial rapid I/O (SRIO). The analysis of impulse sensitivity function (ISF) shows that the proposed oscillator has lower phase noise, and its tuning range reaches 0.9–6.6 GHz under the control of adjustable current source with high power supply rejection ratio (PSRR), which also exhibits better SET tolerance. Implemented in a 28-nm CMOS process, the proposed SFRVCO achieves a phase noise of −96.7 dBc/Hz at 1-MHz offset from a 2.5-GHz carrier, occupying a core area of 0.0008 mm2. Laser experiments indicate an irradiation threshold of 600 pJ.

IEEE Transactions on Nuclear ScienceVol. 71(11)
National University of Defense Technology (CN)
National Natural Science Foundation of China
Affordable and clean energy
Openalex Percentile: Top 31%
Advancements in PLL and VCO Technologies
0.63
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.